aboutsummaryrefslogtreecommitdiffstats
path: root/cvmx-pciercx-defs.h
blob: 3094bac379aa8d0b9c3cbcec00a66c5ce768a4bc (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205
2206
2207
2208
2209
2210
2211
2212
2213
2214
2215
2216
2217
2218
2219
2220
2221
2222
2223
2224
2225
2226
2227
2228
2229
2230
2231
2232
2233
2234
2235
2236
2237
2238
2239
2240
2241
2242
2243
2244
2245
2246
2247
2248
2249
2250
2251
2252
2253
2254
2255
2256
2257
2258
2259
2260
2261
2262
2263
2264
2265
2266
2267
2268
2269
2270
2271
2272
2273
2274
2275
2276
2277
2278
2279
2280
2281
2282
2283
2284
2285
2286
2287
2288
2289
2290
2291
2292
2293
2294
2295
2296
2297
2298
2299
2300
2301
2302
2303
2304
2305
2306
2307
2308
2309
2310
2311
2312
2313
2314
2315
2316
2317
2318
2319
2320
2321
2322
2323
2324
2325
2326
2327
2328
2329
2330
2331
2332
2333
2334
2335
2336
2337
2338
2339
2340
2341
2342
2343
2344
2345
2346
2347
2348
2349
2350
2351
2352
2353
2354
2355
2356
2357
2358
2359
2360
2361
2362
2363
2364
2365
2366
2367
2368
2369
2370
2371
2372
2373
2374
2375
2376
2377
2378
2379
2380
2381
2382
2383
2384
2385
2386
2387
2388
2389
2390
2391
2392
2393
2394
2395
2396
2397
2398
2399
2400
2401
2402
2403
2404
2405
2406
2407
2408
2409
2410
2411
2412
2413
2414
2415
2416
2417
2418
2419
2420
2421
2422
2423
2424
2425
2426
2427
2428
2429
2430
2431
2432
2433
2434
2435
2436
2437
2438
2439
2440
2441
2442
2443
2444
2445
2446
2447
2448
2449
2450
2451
2452
2453
2454
2455
2456
2457
2458
2459
2460
2461
2462
2463
2464
2465
2466
2467
2468
2469
2470
2471
2472
2473
2474
2475
2476
2477
2478
2479
2480
2481
2482
2483
2484
2485
2486
2487
2488
2489
2490
2491
2492
2493
2494
2495
2496
2497
2498
2499
2500
2501
2502
2503
2504
2505
2506
2507
2508
2509
2510
2511
2512
2513
2514
2515
2516
2517
2518
2519
2520
2521
2522
2523
2524
2525
2526
2527
2528
2529
2530
2531
2532
2533
2534
2535
2536
2537
2538
2539
2540
2541
2542
2543
2544
2545
2546
2547
2548
2549
2550
2551
2552
2553
2554
2555
2556
2557
2558
2559
2560
2561
2562
2563
2564
2565
2566
2567
2568
2569
2570
2571
2572
2573
2574
2575
2576
2577
2578
2579
2580
2581
2582
2583
2584
2585
2586
2587
2588
2589
2590
2591
2592
2593
2594
2595
2596
2597
2598
2599
2600
2601
2602
2603
2604
2605
2606
2607
2608
2609
2610
2611
2612
2613
2614
2615
2616
2617
2618
2619
2620
2621
2622
2623
2624
2625
2626
2627
2628
2629
2630
2631
2632
2633
2634
2635
2636
2637
2638
2639
2640
2641
2642
2643
2644
2645
2646
2647
2648
2649
2650
2651
2652
2653
2654
2655
2656
2657
2658
2659
2660
2661
2662
2663
2664
2665
2666
2667
2668
2669
2670
2671
2672
2673
2674
2675
2676
2677
2678
2679
2680
2681
2682
2683
2684
2685
2686
2687
2688
2689
2690
2691
2692
2693
2694
2695
2696
2697
2698
2699
2700
2701
2702
2703
2704
2705
2706
2707
2708
2709
2710
2711
2712
2713
2714
2715
2716
2717
2718
2719
2720
2721
2722
2723
2724
2725
2726
2727
2728
2729
2730
2731
2732
2733
2734
2735
2736
2737
2738
2739
2740
2741
2742
2743
2744
2745
2746
2747
2748
2749
2750
2751
2752
2753
2754
2755
2756
2757
2758
2759
2760
2761
2762
2763
2764
2765
2766
2767
2768
2769
2770
2771
2772
2773
2774
2775
2776
2777
2778
2779
2780
2781
2782
2783
2784
2785
2786
2787
2788
2789
2790
2791
2792
2793
2794
2795
2796
2797
2798
2799
2800
2801
2802
2803
2804
2805
2806
2807
2808
2809
2810
2811
2812
2813
2814
2815
2816
2817
2818
2819
2820
2821
2822
2823
2824
2825
2826
2827
2828
2829
2830
2831
2832
2833
2834
2835
2836
2837
2838
2839
2840
2841
2842
2843
2844
2845
2846
2847
2848
2849
2850
2851
2852
2853
2854
2855
2856
2857
2858
2859
2860
2861
2862
2863
2864
2865
2866
2867
2868
2869
2870
2871
2872
2873
2874
2875
2876
2877
2878
2879
2880
2881
2882
2883
2884
2885
2886
2887
2888
2889
2890
2891
2892
2893
2894
2895
2896
2897
2898
2899
2900
2901
2902
2903
2904
2905
2906
2907
2908
2909
2910
2911
2912
2913
2914
2915
2916
2917
2918
2919
2920
2921
2922
2923
2924
2925
2926
2927
2928
2929
2930
2931
2932
2933
2934
2935
2936
2937
2938
2939
2940
2941
2942
2943
2944
2945
2946
2947
2948
2949
2950
2951
2952
2953
2954
2955
2956
2957
2958
2959
2960
2961
2962
2963
2964
2965
2966
2967
2968
2969
2970
2971
2972
2973
2974
2975
2976
2977
2978
2979
2980
2981
2982
2983
2984
2985
2986
2987
2988
2989
2990
2991
2992
2993
2994
2995
2996
2997
2998
2999
3000
3001
3002
3003
3004
3005
3006
3007
3008
3009
3010
3011
3012
3013
3014
3015
3016
3017
3018
3019
3020
3021
3022
3023
3024
3025
3026
3027
3028
3029
3030
3031
3032
3033
3034
3035
3036
3037
3038
3039
3040
3041
3042
3043
3044
3045
3046
3047
3048
3049
3050
3051
3052
3053
3054
3055
3056
3057
3058
3059
3060
3061
3062
3063
3064
3065
3066
3067
3068
3069
3070
3071
3072
3073
3074
3075
3076
3077
3078
3079
3080
3081
3082
3083
3084
3085
3086
3087
3088
3089
3090
3091
3092
3093
3094
3095
3096
3097
3098
3099
3100
3101
3102
3103
3104
3105
3106
3107
3108
3109
3110
3111
3112
3113
3114
3115
3116
3117
3118
3119
3120
3121
3122
3123
3124
3125
3126
3127
3128
3129
3130
3131
3132
3133
3134
3135
3136
3137
3138
3139
3140
3141
3142
3143
3144
3145
3146
3147
3148
3149
3150
3151
3152
3153
3154
3155
3156
3157
3158
3159
3160
3161
3162
3163
3164
3165
3166
3167
3168
3169
3170
3171
3172
3173
3174
3175
3176
3177
3178
3179
3180
3181
3182
3183
3184
3185
3186
3187
3188
3189
3190
3191
3192
3193
3194
3195
3196
3197
3198
3199
3200
3201
3202
3203
3204
3205
3206
3207
3208
3209
3210
3211
3212
3213
3214
3215
3216
3217
3218
3219
3220
3221
3222
3223
3224
3225
3226
3227
3228
3229
3230
3231
3232
3233
3234
3235
3236
3237
3238
3239
3240
3241
3242
3243
3244
3245
3246
3247
3248
3249
3250
3251
3252
3253
3254
3255
3256
3257
3258
3259
3260
3261
3262
3263
3264
3265
3266
3267
3268
3269
3270
3271
3272
3273
3274
3275
3276
3277
3278
3279
3280
3281
3282
3283
3284
3285
3286
3287
3288
3289
3290
3291
3292
3293
3294
3295
3296
3297
3298
3299
3300
3301
3302
3303
3304
3305
3306
3307
3308
3309
3310
3311
3312
3313
3314
3315
3316
3317
3318
3319
3320
3321
3322
3323
3324
3325
3326
3327
3328
3329
3330
3331
3332
3333
3334
3335
3336
3337
3338
3339
3340
3341
3342
3343
3344
3345
3346
3347
3348
3349
3350
3351
3352
3353
3354
3355
3356
3357
3358
3359
3360
3361
3362
3363
3364
3365
3366
3367
3368
3369
3370
3371
3372
3373
3374
3375
3376
3377
3378
3379
3380
3381
3382
3383
3384
3385
3386
3387
3388
3389
3390
3391
3392
3393
3394
3395
3396
3397
3398
3399
3400
3401
3402
3403
3404
3405
3406
3407
3408
3409
3410
3411
3412
3413
3414
3415
3416
3417
3418
3419
3420
3421
3422
3423
3424
3425
3426
3427
3428
3429
3430
3431
3432
3433
3434
3435
3436
3437
3438
3439
3440
3441
3442
3443
3444
3445
3446
3447
3448
3449
3450
3451
3452
3453
3454
3455
3456
3457
3458
3459
3460
3461
3462
3463
3464
3465
3466
3467
3468
3469
3470
3471
3472
3473
3474
3475
3476
3477
3478
3479
3480
3481
3482
3483
3484
3485
3486
3487
3488
3489
3490
3491
3492
3493
3494
3495
3496
3497
3498
3499
3500
3501
3502
3503
3504
3505
3506
3507
3508
3509
3510
3511
3512
3513
3514
3515
3516
3517
3518
3519
3520
3521
3522
3523
3524
3525
3526
3527
3528
3529
3530
3531
3532
3533
3534
3535
3536
3537
3538
3539
3540
3541
3542
3543
3544
3545
3546
3547
3548
3549
3550
3551
3552
3553
3554
3555
3556
3557
3558
3559
3560
3561
3562
3563
3564
3565
3566
3567
3568
3569
3570
3571
3572
3573
3574
3575
3576
3577
3578
3579
3580
3581
3582
3583
3584
3585
3586
3587
3588
3589
3590
3591
3592
3593
3594
3595
3596
3597
3598
3599
3600
3601
3602
3603
3604
3605
3606
3607
3608
3609
3610
3611
3612
3613
3614
3615
3616
3617
3618
3619
3620
3621
3622
3623
3624
3625
3626
3627
3628
3629
3630
3631
3632
3633
3634
3635
3636
3637
3638
3639
3640
3641
3642
3643
3644
3645
3646
3647
3648
3649
3650
3651
3652
3653
3654
3655
3656
3657
3658
3659
3660
3661
3662
3663
3664
3665
3666
3667
3668
3669
3670
3671
3672
3673
3674
3675
3676
3677
3678
3679
3680
3681
3682
3683
3684
3685
3686
3687
3688
3689
3690
3691
3692
3693
3694
3695
3696
3697
3698
3699
3700
3701
3702
3703
3704
3705
3706
3707
3708
3709
3710
3711
3712
3713
3714
3715
3716
3717
3718
3719
3720
3721
3722
3723
3724
3725
3726
3727
3728
3729
3730
3731
3732
3733
3734
3735
3736
3737
3738
3739
3740
3741
3742
3743
3744
3745
3746
3747
3748
3749
3750
3751
3752
3753
3754
3755
3756
3757
3758
3759
3760
3761
3762
3763
3764
3765
3766
3767
3768
3769
3770
3771
3772
3773
3774
3775
3776
3777
3778
3779
3780
3781
3782
3783
3784
3785
3786
3787
3788
3789
3790
3791
3792
3793
3794
3795
3796
3797
3798
3799
3800
3801
3802
3803
3804
3805
3806
3807
3808
3809
3810
3811
3812
3813
3814
3815
3816
3817
3818
3819
3820
3821
3822
3823
3824
3825
3826
3827
3828
3829
3830
3831
3832
3833
3834
3835
3836
3837
3838
3839
3840
3841
3842
3843
3844
3845
3846
3847
3848
3849
3850
3851
3852
3853
3854
3855
3856
3857
3858
3859
3860
3861
3862
3863
3864
3865
3866
3867
3868
3869
3870
3871
3872
3873
3874
3875
3876
3877
3878
3879
3880
3881
3882
3883
3884
3885
3886
3887
3888
3889
3890
3891
3892
3893
3894
3895
3896
3897
3898
3899
3900
3901
3902
3903
3904
3905
3906
3907
3908
3909
3910
3911
3912
3913
3914
3915
3916
3917
3918
3919
3920
3921
3922
3923
3924
3925
3926
3927
3928
3929
3930
3931
3932
3933
3934
3935
3936
3937
3938
3939
3940
3941
3942
3943
3944
3945
3946
3947
3948
3949
3950
3951
3952
3953
3954
3955
3956
3957
3958
3959
3960
3961
3962
3963
3964
3965
3966
3967
3968
3969
3970
3971
3972
3973
3974
3975
3976
3977
3978
3979
3980
3981
3982
3983
3984
3985
3986
3987
3988
3989
3990
3991
3992
3993
3994
3995
3996
3997
3998
3999
4000
4001
4002
4003
4004
4005
4006
4007
4008
4009
4010
4011
4012
4013
4014
4015
4016
4017
4018
4019
4020
4021
4022
4023
4024
4025
4026
4027
4028
4029
4030
4031
4032
4033
4034
4035
4036
4037
4038
4039
4040
4041
4042
4043
4044
4045
4046
4047
4048
4049
4050
4051
4052
4053
4054
4055
4056
4057
4058
4059
4060
4061
4062
4063
4064
4065
4066
4067
4068
4069
4070
4071
4072
4073
4074
4075
4076
4077
4078
4079
4080
4081
4082
4083
4084
4085
4086
4087
4088
4089
4090
4091
4092
4093
4094
4095
4096
4097
4098
4099
4100
4101
4102
4103
4104
4105
4106
4107
4108
4109
4110
4111
4112
4113
4114
4115
4116
4117
4118
4119
4120
4121
4122
4123
4124
4125
4126
4127
4128
4129
4130
4131
4132
4133
4134
4135
4136
4137
4138
4139
4140
4141
4142
4143
4144
4145
4146
4147
4148
4149
4150
4151
4152
4153
4154
4155
4156
4157
4158
4159
4160
4161
4162
4163
4164
4165
4166
4167
4168
4169
4170
4171
4172
4173
4174
4175
4176
4177
4178
4179
4180
4181
4182
4183
4184
4185
4186
4187
4188
4189
4190
4191
4192
4193
4194
4195
4196
4197
4198
4199
4200
4201
4202
4203
4204
4205
4206
4207
4208
4209
4210
4211
4212
4213
4214
4215
4216
4217
4218
4219
4220
4221
4222
4223
4224
4225
4226
4227
4228
4229
4230
4231
4232
4233
4234
4235
4236
4237
4238
4239
4240
4241
4242
4243
4244
4245
4246
4247
4248
4249
4250
4251
4252
4253
4254
4255
4256
4257
4258
4259
4260
4261
4262
4263
4264
4265
4266
4267
4268
4269
4270
4271
4272
4273
4274
4275
4276
4277
4278
4279
4280
4281
4282
4283
4284
4285
4286
4287
4288
4289
4290
4291
4292
4293
4294
4295
4296
4297
4298
4299
4300
4301
4302
4303
4304
4305
4306
4307
4308
4309
4310
4311
4312
4313
4314
4315
4316
4317
4318
4319
4320
4321
4322
4323
4324
4325
4326
4327
4328
4329
4330
4331
4332
4333
4334
4335
4336
4337
4338
4339
4340
4341
4342
4343
4344
4345
4346
4347
4348
4349
4350
4351
4352
4353
4354
4355
4356
4357
4358
4359
4360
4361
4362
4363
4364
4365
4366
4367
4368
4369
4370
4371
4372
4373
4374
4375
4376
4377
4378
4379
4380
4381
4382
4383
4384
4385
4386
4387
4388
4389
4390
4391
4392
4393
4394
4395
4396
4397
4398
4399
4400
4401
4402
4403
4404
4405
4406
4407
4408
4409
4410
4411
4412
4413
4414
4415
4416
4417
4418
4419
4420
4421
4422
4423
4424
4425
4426
4427
4428
4429
4430
4431
4432
/***********************license start***************
 * Copyright (c) 2003-2010  Cavium Networks (support@cavium.com). All rights
 * reserved.
 *
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are
 * met:
 *
 *   * Redistributions of source code must retain the above copyright
 *     notice, this list of conditions and the following disclaimer.
 *
 *   * Redistributions in binary form must reproduce the above
 *     copyright notice, this list of conditions and the following
 *     disclaimer in the documentation and/or other materials provided
 *     with the distribution.

 *   * Neither the name of Cavium Networks nor the names of
 *     its contributors may be used to endorse or promote products
 *     derived from this software without specific prior written
 *     permission.

 * This Software, including technical data, may be subject to U.S. export  control
 * laws, including the U.S. Export Administration Act and its  associated
 * regulations, and may be subject to export or import  regulations in other
 * countries.

 * TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 * AND WITH ALL FAULTS AND CAVIUM  NETWORKS MAKES NO PROMISES, REPRESENTATIONS OR
 * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO
 * THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY REPRESENTATION OR
 * DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT DEFECTS, AND CAVIUM
 * SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES OF TITLE,
 * MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF
 * VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR
 * CORRESPONDENCE TO DESCRIPTION. THE ENTIRE  RISK ARISING OUT OF USE OR
 * PERFORMANCE OF THE SOFTWARE LIES WITH YOU.
 ***********************license end**************************************/


/**
 * cvmx-pciercx-defs.h
 *
 * Configuration and status register (CSR) type definitions for
 * Octeon pciercx.
 *
 * This file is auto generated. Do not edit.
 *
 * <hr>$Revision$<hr>
 *
 */
#ifndef __CVMX_PCIERCX_TYPEDEFS_H__
#define __CVMX_PCIERCX_TYPEDEFS_H__

#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
static inline uint64_t CVMX_PCIERCX_CFG000(unsigned long block_id)
{
	if (!(
	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1)))))
		cvmx_warn("CVMX_PCIERCX_CFG000(%lu) is invalid on this chip\n", block_id);
	return 0x0000000000000000ull;
}
#else
#define CVMX_PCIERCX_CFG000(block_id) (0x0000000000000000ull)
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
static inline uint64_t CVMX_PCIERCX_CFG001(unsigned long block_id)
{
	if (!(
	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1)))))
		cvmx_warn("CVMX_PCIERCX_CFG001(%lu) is invalid on this chip\n", block_id);
	return 0x0000000000000004ull;
}
#else
#define CVMX_PCIERCX_CFG001(block_id) (0x0000000000000004ull)
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
static inline uint64_t CVMX_PCIERCX_CFG002(unsigned long block_id)
{
	if (!(
	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1)))))
		cvmx_warn("CVMX_PCIERCX_CFG002(%lu) is invalid on this chip\n", block_id);
	return 0x0000000000000008ull;
}
#else
#define CVMX_PCIERCX_CFG002(block_id) (0x0000000000000008ull)
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
static inline uint64_t CVMX_PCIERCX_CFG003(unsigned long block_id)
{
	if (!(
	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1)))))
		cvmx_warn("CVMX_PCIERCX_CFG003(%lu) is invalid on this chip\n", block_id);
	return 0x000000000000000Cull;
}
#else
#define CVMX_PCIERCX_CFG003(block_id) (0x000000000000000Cull)
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
static inline uint64_t CVMX_PCIERCX_CFG004(unsigned long block_id)
{
	if (!(
	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1)))))
		cvmx_warn("CVMX_PCIERCX_CFG004(%lu) is invalid on this chip\n", block_id);
	return 0x0000000000000010ull;
}
#else
#define CVMX_PCIERCX_CFG004(block_id) (0x0000000000000010ull)
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
static inline uint64_t CVMX_PCIERCX_CFG005(unsigned long block_id)
{
	if (!(
	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1)))))
		cvmx_warn("CVMX_PCIERCX_CFG005(%lu) is invalid on this chip\n", block_id);
	return 0x0000000000000014ull;
}
#else
#define CVMX_PCIERCX_CFG005(block_id) (0x0000000000000014ull)
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
static inline uint64_t CVMX_PCIERCX_CFG006(unsigned long block_id)
{
	if (!(
	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1)))))
		cvmx_warn("CVMX_PCIERCX_CFG006(%lu) is invalid on this chip\n", block_id);
	return 0x0000000000000018ull;
}
#else
#define CVMX_PCIERCX_CFG006(block_id) (0x0000000000000018ull)
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
static inline uint64_t CVMX_PCIERCX_CFG007(unsigned long block_id)
{
	if (!(
	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1)))))
		cvmx_warn("CVMX_PCIERCX_CFG007(%lu) is invalid on this chip\n", block_id);
	return 0x000000000000001Cull;
}
#else
#define CVMX_PCIERCX_CFG007(block_id) (0x000000000000001Cull)
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
static inline uint64_t CVMX_PCIERCX_CFG008(unsigned long block_id)
{
	if (!(
	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1)))))
		cvmx_warn("CVMX_PCIERCX_CFG008(%lu) is invalid on this chip\n", block_id);
	return 0x0000000000000020ull;
}
#else
#define CVMX_PCIERCX_CFG008(block_id) (0x0000000000000020ull)
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
static inline uint64_t CVMX_PCIERCX_CFG009(unsigned long block_id)
{
	if (!(
	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1)))))
		cvmx_warn("CVMX_PCIERCX_CFG009(%lu) is invalid on this chip\n", block_id);
	return 0x0000000000000024ull;
}
#else
#define CVMX_PCIERCX_CFG009(block_id) (0x0000000000000024ull)
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
static inline uint64_t CVMX_PCIERCX_CFG010(unsigned long block_id)
{
	if (!(
	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1)))))
		cvmx_warn("CVMX_PCIERCX_CFG010(%lu) is invalid on this chip\n", block_id);
	return 0x0000000000000028ull;
}
#else
#define CVMX_PCIERCX_CFG010(block_id) (0x0000000000000028ull)
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
static inline uint64_t CVMX_PCIERCX_CFG011(unsigned long block_id)
{
	if (!(
	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1)))))
		cvmx_warn("CVMX_PCIERCX_CFG011(%lu) is invalid on this chip\n", block_id);
	return 0x000000000000002Cull;
}
#else
#define CVMX_PCIERCX_CFG011(block_id) (0x000000000000002Cull)
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
static inline uint64_t CVMX_PCIERCX_CFG012(unsigned long block_id)
{
	if (!(
	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1)))))
		cvmx_warn("CVMX_PCIERCX_CFG012(%lu) is invalid on this chip\n", block_id);
	return 0x0000000000000030ull;
}
#else
#define CVMX_PCIERCX_CFG012(block_id) (0x0000000000000030ull)
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
static inline uint64_t CVMX_PCIERCX_CFG013(unsigned long block_id)
{
	if (!(
	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1)))))
		cvmx_warn("CVMX_PCIERCX_CFG013(%lu) is invalid on this chip\n", block_id);
	return 0x0000000000000034ull;
}
#else
#define CVMX_PCIERCX_CFG013(block_id) (0x0000000000000034ull)
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
static inline uint64_t CVMX_PCIERCX_CFG014(unsigned long block_id)
{
	if (!(
	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1)))))
		cvmx_warn("CVMX_PCIERCX_CFG014(%lu) is invalid on this chip\n", block_id);
	return 0x0000000000000038ull;
}
#else
#define CVMX_PCIERCX_CFG014(block_id) (0x0000000000000038ull)
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
static inline uint64_t CVMX_PCIERCX_CFG015(unsigned long block_id)
{
	if (!(
	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1)))))
		cvmx_warn("CVMX_PCIERCX_CFG015(%lu) is invalid on this chip\n", block_id);
	return 0x000000000000003Cull;
}
#else
#define CVMX_PCIERCX_CFG015(block_id) (0x000000000000003Cull)
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
static inline uint64_t CVMX_PCIERCX_CFG016(unsigned long block_id)
{
	if (!(
	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1)))))
		cvmx_warn("CVMX_PCIERCX_CFG016(%lu) is invalid on this chip\n", block_id);
	return 0x0000000000000040ull;
}
#else
#define CVMX_PCIERCX_CFG016(block_id) (0x0000000000000040ull)
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
static inline uint64_t CVMX_PCIERCX_CFG017(unsigned long block_id)
{
	if (!(
	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1)))))
		cvmx_warn("CVMX_PCIERCX_CFG017(%lu) is invalid on this chip\n", block_id);
	return 0x0000000000000044ull;
}
#else
#define CVMX_PCIERCX_CFG017(block_id) (0x0000000000000044ull)
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
static inline uint64_t CVMX_PCIERCX_CFG020(unsigned long block_id)
{
	if (!(
	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1)))))
		cvmx_warn("CVMX_PCIERCX_CFG020(%lu) is invalid on this chip\n", block_id);
	return 0x0000000000000050ull;
}
#else
#define CVMX_PCIERCX_CFG020(block_id) (0x0000000000000050ull)
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
static inline uint64_t CVMX_PCIERCX_CFG021(unsigned long block_id)
{
	if (!(
	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1)))))
		cvmx_warn("CVMX_PCIERCX_CFG021(%lu) is invalid on this chip\n", block_id);
	return 0x0000000000000054ull;
}
#else
#define CVMX_PCIERCX_CFG021(block_id) (0x0000000000000054ull)
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
static inline uint64_t CVMX_PCIERCX_CFG022(unsigned long block_id)
{
	if (!(
	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1)))))
		cvmx_warn("CVMX_PCIERCX_CFG022(%lu) is invalid on this chip\n", block_id);
	return 0x0000000000000058ull;
}
#else
#define CVMX_PCIERCX_CFG022(block_id) (0x0000000000000058ull)
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
static inline uint64_t CVMX_PCIERCX_CFG023(unsigned long block_id)
{
	if (!(
	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1)))))
		cvmx_warn("CVMX_PCIERCX_CFG023(%lu) is invalid on this chip\n", block_id);
	return 0x000000000000005Cull;
}
#else
#define CVMX_PCIERCX_CFG023(block_id) (0x000000000000005Cull)
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
static inline uint64_t CVMX_PCIERCX_CFG028(unsigned long block_id)
{
	if (!(
	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1)))))
		cvmx_warn("CVMX_PCIERCX_CFG028(%lu) is invalid on this chip\n", block_id);
	return 0x0000000000000070ull;
}
#else
#define CVMX_PCIERCX_CFG028(block_id) (0x0000000000000070ull)
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
static inline uint64_t CVMX_PCIERCX_CFG029(unsigned long block_id)
{
	if (!(
	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1)))))
		cvmx_warn("CVMX_PCIERCX_CFG029(%lu) is invalid on this chip\n", block_id);
	return 0x0000000000000074ull;
}
#else
#define CVMX_PCIERCX_CFG029(block_id) (0x0000000000000074ull)
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
static inline uint64_t CVMX_PCIERCX_CFG030(unsigned long block_id)
{
	if (!(
	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1)))))
		cvmx_warn("CVMX_PCIERCX_CFG030(%lu) is invalid on this chip\n", block_id);
	return 0x0000000000000078ull;
}
#else
#define CVMX_PCIERCX_CFG030(block_id) (0x0000000000000078ull)
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
static inline uint64_t CVMX_PCIERCX_CFG031(unsigned long block_id)
{
	if (!(
	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1)))))
		cvmx_warn("CVMX_PCIERCX_CFG031(%lu) is invalid on this chip\n", block_id);
	return 0x000000000000007Cull;
}
#else
#define CVMX_PCIERCX_CFG031(block_id) (0x000000000000007Cull)
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
static inline uint64_t CVMX_PCIERCX_CFG032(unsigned long block_id)
{
	if (!(
	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1)))))
		cvmx_warn("CVMX_PCIERCX_CFG032(%lu) is invalid on this chip\n", block_id);
	return 0x0000000000000080ull;
}
#else
#define CVMX_PCIERCX_CFG032(block_id) (0x0000000000000080ull)
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
static inline uint64_t CVMX_PCIERCX_CFG033(unsigned long block_id)
{
	if (!(
	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1)))))
		cvmx_warn("CVMX_PCIERCX_CFG033(%lu) is invalid on this chip\n", block_id);
	return 0x0000000000000084ull;
}
#else
#define CVMX_PCIERCX_CFG033(block_id) (0x0000000000000084ull)
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
static inline uint64_t CVMX_PCIERCX_CFG034(unsigned long block_id)
{
	if (!(
	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1)))))
		cvmx_warn("CVMX_PCIERCX_CFG034(%lu) is invalid on this chip\n", block_id);
	return 0x0000000000000088ull;
}
#else
#define CVMX_PCIERCX_CFG034(block_id) (0x0000000000000088ull)
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
static inline uint64_t CVMX_PCIERCX_CFG035(unsigned long block_id)
{
	if (!(
	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1)))))
		cvmx_warn("CVMX_PCIERCX_CFG035(%lu) is invalid on this chip\n", block_id);
	return 0x000000000000008Cull;
}
#else
#define CVMX_PCIERCX_CFG035(block_id) (0x000000000000008Cull)
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
static inline uint64_t CVMX_PCIERCX_CFG036(unsigned long block_id)
{
	if (!(
	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1)))))
		cvmx_warn("CVMX_PCIERCX_CFG036(%lu) is invalid on this chip\n", block_id);
	return 0x0000000000000090ull;
}
#else
#define CVMX_PCIERCX_CFG036(block_id) (0x0000000000000090ull)
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
static inline uint64_t CVMX_PCIERCX_CFG037(unsigned long block_id)
{
	if (!(
	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1)))))
		cvmx_warn("CVMX_PCIERCX_CFG037(%lu) is invalid on this chip\n", block_id);
	return 0x0000000000000094ull;
}
#else
#define CVMX_PCIERCX_CFG037(block_id) (0x0000000000000094ull)
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
static inline uint64_t CVMX_PCIERCX_CFG038(unsigned long block_id)
{
	if (!(
	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1)))))
		cvmx_warn("CVMX_PCIERCX_CFG038(%lu) is invalid on this chip\n", block_id);
	return 0x0000000000000098ull;
}
#else
#define CVMX_PCIERCX_CFG038(block_id) (0x0000000000000098ull)
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
static inline uint64_t CVMX_PCIERCX_CFG039(unsigned long block_id)
{
	if (!(
	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1)))))
		cvmx_warn("CVMX_PCIERCX_CFG039(%lu) is invalid on this chip\n", block_id);
	return 0x000000000000009Cull;
}
#else
#define CVMX_PCIERCX_CFG039(block_id) (0x000000000000009Cull)
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
static inline uint64_t CVMX_PCIERCX_CFG040(unsigned long block_id)
{
	if (!(
	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1)))))
		cvmx_warn("CVMX_PCIERCX_CFG040(%lu) is invalid on this chip\n", block_id);
	return 0x00000000000000A0ull;
}
#else
#define CVMX_PCIERCX_CFG040(block_id) (0x00000000000000A0ull)
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
static inline uint64_t CVMX_PCIERCX_CFG041(unsigned long block_id)
{
	if (!(
	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1)))))
		cvmx_warn("CVMX_PCIERCX_CFG041(%lu) is invalid on this chip\n", block_id);
	return 0x00000000000000A4ull;
}
#else
#define CVMX_PCIERCX_CFG041(block_id) (0x00000000000000A4ull)
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
static inline uint64_t CVMX_PCIERCX_CFG042(unsigned long block_id)
{
	if (!(
	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1)))))
		cvmx_warn("CVMX_PCIERCX_CFG042(%lu) is invalid on this chip\n", block_id);
	return 0x00000000000000A8ull;
}
#else
#define CVMX_PCIERCX_CFG042(block_id) (0x00000000000000A8ull)
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
static inline uint64_t CVMX_PCIERCX_CFG064(unsigned long block_id)
{
	if (!(
	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1)))))
		cvmx_warn("CVMX_PCIERCX_CFG064(%lu) is invalid on this chip\n", block_id);
	return 0x0000000000000100ull;
}
#else
#define CVMX_PCIERCX_CFG064(block_id) (0x0000000000000100ull)
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
static inline uint64_t CVMX_PCIERCX_CFG065(unsigned long block_id)
{
	if (!(
	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1)))))
		cvmx_warn("CVMX_PCIERCX_CFG065(%lu) is invalid on this chip\n", block_id);
	return 0x0000000000000104ull;
}
#else
#define CVMX_PCIERCX_CFG065(block_id) (0x0000000000000104ull)
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
static inline uint64_t CVMX_PCIERCX_CFG066(unsigned long block_id)
{
	if (!(
	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1)))))
		cvmx_warn("CVMX_PCIERCX_CFG066(%lu) is invalid on this chip\n", block_id);
	return 0x0000000000000108ull;
}
#else
#define CVMX_PCIERCX_CFG066(block_id) (0x0000000000000108ull)
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
static inline uint64_t CVMX_PCIERCX_CFG067(unsigned long block_id)
{
	if (!(
	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1)))))
		cvmx_warn("CVMX_PCIERCX_CFG067(%lu) is invalid on this chip\n", block_id);
	return 0x000000000000010Cull;
}
#else
#define CVMX_PCIERCX_CFG067(block_id) (0x000000000000010Cull)
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
static inline uint64_t CVMX_PCIERCX_CFG068(unsigned long block_id)
{
	if (!(
	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1)))))
		cvmx_warn("CVMX_PCIERCX_CFG068(%lu) is invalid on this chip\n", block_id);
	return 0x0000000000000110ull;
}
#else
#define CVMX_PCIERCX_CFG068(block_id) (0x0000000000000110ull)
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
static inline uint64_t CVMX_PCIERCX_CFG069(unsigned long block_id)
{
	if (!(
	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1)))))
		cvmx_warn("CVMX_PCIERCX_CFG069(%lu) is invalid on this chip\n", block_id);
	return 0x0000000000000114ull;
}
#else
#define CVMX_PCIERCX_CFG069(block_id) (0x0000000000000114ull)
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
static inline uint64_t CVMX_PCIERCX_CFG070(unsigned long block_id)
{
	if (!(
	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1)))))
		cvmx_warn("CVMX_PCIERCX_CFG070(%lu) is invalid on this chip\n", block_id);
	return 0x0000000000000118ull;
}
#else
#define CVMX_PCIERCX_CFG070(block_id) (0x0000000000000118ull)
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
static inline uint64_t CVMX_PCIERCX_CFG071(unsigned long block_id)
{
	if (!(
	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1)))))
		cvmx_warn("CVMX_PCIERCX_CFG071(%lu) is invalid on this chip\n", block_id);
	return 0x000000000000011Cull;
}
#else
#define CVMX_PCIERCX_CFG071(block_id) (0x000000000000011Cull)
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
static inline uint64_t CVMX_PCIERCX_CFG072(unsigned long block_id)
{
	if (!(
	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1)))))
		cvmx_warn("CVMX_PCIERCX_CFG072(%lu) is invalid on this chip\n", block_id);
	return 0x0000000000000120ull;
}
#else
#define CVMX_PCIERCX_CFG072(block_id) (0x0000000000000120ull)
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
static inline uint64_t CVMX_PCIERCX_CFG073(unsigned long block_id)
{
	if (!(
	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1)))))
		cvmx_warn("CVMX_PCIERCX_CFG073(%lu) is invalid on this chip\n", block_id);
	return 0x0000000000000124ull;
}
#else
#define CVMX_PCIERCX_CFG073(block_id) (0x0000000000000124ull)
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
static inline uint64_t CVMX_PCIERCX_CFG074(unsigned long block_id)
{
	if (!(
	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1)))))
		cvmx_warn("CVMX_PCIERCX_CFG074(%lu) is invalid on this chip\n", block_id);
	return 0x0000000000000128ull;
}
#else
#define CVMX_PCIERCX_CFG074(block_id) (0x0000000000000128ull)
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
static inline uint64_t CVMX_PCIERCX_CFG075(unsigned long block_id)
{
	if (!(
	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1)))))
		cvmx_warn("CVMX_PCIERCX_CFG075(%lu) is invalid on this chip\n", block_id);
	return 0x000000000000012Cull;
}
#else
#define CVMX_PCIERCX_CFG075(block_id) (0x000000000000012Cull)
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
static inline uint64_t CVMX_PCIERCX_CFG076(unsigned long block_id)
{
	if (!(
	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1)))))
		cvmx_warn("CVMX_PCIERCX_CFG076(%lu) is invalid on this chip\n", block_id);
	return 0x0000000000000130ull;
}
#else
#define CVMX_PCIERCX_CFG076(block_id) (0x0000000000000130ull)
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
static inline uint64_t CVMX_PCIERCX_CFG077(unsigned long block_id)
{
	if (!(
	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1)))))
		cvmx_warn("CVMX_PCIERCX_CFG077(%lu) is invalid on this chip\n", block_id);
	return 0x0000000000000134ull;
}
#else
#define CVMX_PCIERCX_CFG077(block_id) (0x0000000000000134ull)
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
static inline uint64_t CVMX_PCIERCX_CFG448(unsigned long block_id)
{
	if (!(
	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1)))))
		cvmx_warn("CVMX_PCIERCX_CFG448(%lu) is invalid on this chip\n", block_id);
	return 0x0000000000000700ull;
}
#else
#define CVMX_PCIERCX_CFG448(block_id) (0x0000000000000700ull)
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
static inline uint64_t CVMX_PCIERCX_CFG449(unsigned long block_id)
{
	if (!(
	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1)))))
		cvmx_warn("CVMX_PCIERCX_CFG449(%lu) is invalid on this chip\n", block_id);
	return 0x0000000000000704ull;
}
#else
#define CVMX_PCIERCX_CFG449(block_id) (0x0000000000000704ull)
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
static inline uint64_t CVMX_PCIERCX_CFG450(unsigned long block_id)
{
	if (!(
	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1)))))
		cvmx_warn("CVMX_PCIERCX_CFG450(%lu) is invalid on this chip\n", block_id);
	return 0x0000000000000708ull;
}
#else
#define CVMX_PCIERCX_CFG450(block_id) (0x0000000000000708ull)
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
static inline uint64_t CVMX_PCIERCX_CFG451(unsigned long block_id)
{
	if (!(
	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1)))))
		cvmx_warn("CVMX_PCIERCX_CFG451(%lu) is invalid on this chip\n", block_id);
	return 0x000000000000070Cull;
}
#else
#define CVMX_PCIERCX_CFG451(block_id) (0x000000000000070Cull)
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
static inline uint64_t CVMX_PCIERCX_CFG452(unsigned long block_id)
{
	if (!(
	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1)))))
		cvmx_warn("CVMX_PCIERCX_CFG452(%lu) is invalid on this chip\n", block_id);
	return 0x0000000000000710ull;
}
#else
#define CVMX_PCIERCX_CFG452(block_id) (0x0000000000000710ull)
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
static inline uint64_t CVMX_PCIERCX_CFG453(unsigned long block_id)
{
	if (!(
	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1)))))
		cvmx_warn("CVMX_PCIERCX_CFG453(%lu) is invalid on this chip\n", block_id);
	return 0x0000000000000714ull;
}
#else
#define CVMX_PCIERCX_CFG453(block_id) (0x0000000000000714ull)
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
static inline uint64_t CVMX_PCIERCX_CFG454(unsigned long block_id)
{
	if (!(
	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1)))))
		cvmx_warn("CVMX_PCIERCX_CFG454(%lu) is invalid on this chip\n", block_id);
	return 0x0000000000000718ull;
}
#else
#define CVMX_PCIERCX_CFG454(block_id) (0x0000000000000718ull)
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
static inline uint64_t CVMX_PCIERCX_CFG455(unsigned long block_id)
{
	if (!(
	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1)))))
		cvmx_warn("CVMX_PCIERCX_CFG455(%lu) is invalid on this chip\n", block_id);
	return 0x000000000000071Cull;
}
#else
#define CVMX_PCIERCX_CFG455(block_id) (0x000000000000071Cull)
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
static inline uint64_t CVMX_PCIERCX_CFG456(unsigned long block_id)
{
	if (!(
	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1)))))
		cvmx_warn("CVMX_PCIERCX_CFG456(%lu) is invalid on this chip\n", block_id);
	return 0x0000000000000720ull;
}
#else
#define CVMX_PCIERCX_CFG456(block_id) (0x0000000000000720ull)
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
static inline uint64_t CVMX_PCIERCX_CFG458(unsigned long block_id)
{
	if (!(
	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1)))))
		cvmx_warn("CVMX_PCIERCX_CFG458(%lu) is invalid on this chip\n", block_id);
	return 0x0000000000000728ull;
}
#else
#define CVMX_PCIERCX_CFG458(block_id) (0x0000000000000728ull)
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
static inline uint64_t CVMX_PCIERCX_CFG459(unsigned long block_id)
{
	if (!(
	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1)))))
		cvmx_warn("CVMX_PCIERCX_CFG459(%lu) is invalid on this chip\n", block_id);
	return 0x000000000000072Cull;
}
#else
#define CVMX_PCIERCX_CFG459(block_id) (0x000000000000072Cull)
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
static inline uint64_t CVMX_PCIERCX_CFG460(unsigned long block_id)
{
	if (!(
	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1)))))
		cvmx_warn("CVMX_PCIERCX_CFG460(%lu) is invalid on this chip\n", block_id);
	return 0x0000000000000730ull;
}
#else
#define CVMX_PCIERCX_CFG460(block_id) (0x0000000000000730ull)
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
static inline uint64_t CVMX_PCIERCX_CFG461(unsigned long block_id)
{
	if (!(
	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1)))))
		cvmx_warn("CVMX_PCIERCX_CFG461(%lu) is invalid on this chip\n", block_id);
	return 0x0000000000000734ull;
}
#else
#define CVMX_PCIERCX_CFG461(block_id) (0x0000000000000734ull)
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
static inline uint64_t CVMX_PCIERCX_CFG462(unsigned long block_id)
{
	if (!(
	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1)))))
		cvmx_warn("CVMX_PCIERCX_CFG462(%lu) is invalid on this chip\n", block_id);
	return 0x0000000000000738ull;
}
#else
#define CVMX_PCIERCX_CFG462(block_id) (0x0000000000000738ull)
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
static inline uint64_t CVMX_PCIERCX_CFG463(unsigned long block_id)
{
	if (!(
	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1)))))
		cvmx_warn("CVMX_PCIERCX_CFG463(%lu) is invalid on this chip\n", block_id);
	return 0x000000000000073Cull;
}
#else
#define CVMX_PCIERCX_CFG463(block_id) (0x000000000000073Cull)
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
static inline uint64_t CVMX_PCIERCX_CFG464(unsigned long block_id)
{
	if (!(
	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1)))))
		cvmx_warn("CVMX_PCIERCX_CFG464(%lu) is invalid on this chip\n", block_id);
	return 0x0000000000000740ull;
}
#else
#define CVMX_PCIERCX_CFG464(block_id) (0x0000000000000740ull)
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
static inline uint64_t CVMX_PCIERCX_CFG465(unsigned long block_id)
{
	if (!(
	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1)))))
		cvmx_warn("CVMX_PCIERCX_CFG465(%lu) is invalid on this chip\n", block_id);
	return 0x0000000000000744ull;
}
#else
#define CVMX_PCIERCX_CFG465(block_id) (0x0000000000000744ull)
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
static inline uint64_t CVMX_PCIERCX_CFG466(unsigned long block_id)
{
	if (!(
	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1)))))
		cvmx_warn("CVMX_PCIERCX_CFG466(%lu) is invalid on this chip\n", block_id);
	return 0x0000000000000748ull;
}
#else
#define CVMX_PCIERCX_CFG466(block_id) (0x0000000000000748ull)
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
static inline uint64_t CVMX_PCIERCX_CFG467(unsigned long block_id)
{
	if (!(
	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1)))))
		cvmx_warn("CVMX_PCIERCX_CFG467(%lu) is invalid on this chip\n", block_id);
	return 0x000000000000074Cull;
}
#else
#define CVMX_PCIERCX_CFG467(block_id) (0x000000000000074Cull)
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
static inline uint64_t CVMX_PCIERCX_CFG468(unsigned long block_id)
{
	if (!(
	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1)))))
		cvmx_warn("CVMX_PCIERCX_CFG468(%lu) is invalid on this chip\n", block_id);
	return 0x0000000000000750ull;
}
#else
#define CVMX_PCIERCX_CFG468(block_id) (0x0000000000000750ull)
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
static inline uint64_t CVMX_PCIERCX_CFG490(unsigned long block_id)
{
	if (!(
	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1)))))
		cvmx_warn("CVMX_PCIERCX_CFG490(%lu) is invalid on this chip\n", block_id);
	return 0x00000000000007A8ull;
}
#else
#define CVMX_PCIERCX_CFG490(block_id) (0x00000000000007A8ull)
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
static inline uint64_t CVMX_PCIERCX_CFG491(unsigned long block_id)
{
	if (!(
	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1)))))
		cvmx_warn("CVMX_PCIERCX_CFG491(%lu) is invalid on this chip\n", block_id);
	return 0x00000000000007ACull;
}
#else
#define CVMX_PCIERCX_CFG491(block_id) (0x00000000000007ACull)
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
static inline uint64_t CVMX_PCIERCX_CFG492(unsigned long block_id)
{
	if (!(
	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1)))))
		cvmx_warn("CVMX_PCIERCX_CFG492(%lu) is invalid on this chip\n", block_id);
	return 0x00000000000007B0ull;
}
#else
#define CVMX_PCIERCX_CFG492(block_id) (0x00000000000007B0ull)
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
static inline uint64_t CVMX_PCIERCX_CFG515(unsigned long block_id)
{
	if (!(
	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1)))))
		cvmx_warn("CVMX_PCIERCX_CFG515(%lu) is invalid on this chip\n", block_id);
	return 0x000000000000080Cull;
}
#else
#define CVMX_PCIERCX_CFG515(block_id) (0x000000000000080Cull)
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
static inline uint64_t CVMX_PCIERCX_CFG516(unsigned long block_id)
{
	if (!(
	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1)))))
		cvmx_warn("CVMX_PCIERCX_CFG516(%lu) is invalid on this chip\n", block_id);
	return 0x0000000000000810ull;
}
#else
#define CVMX_PCIERCX_CFG516(block_id) (0x0000000000000810ull)
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
static inline uint64_t CVMX_PCIERCX_CFG517(unsigned long block_id)
{
	if (!(
	      (OCTEON_IS_MODEL(OCTEON_CN52XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN56XX) && ((block_id <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN63XX) && ((block_id <= 1)))))
		cvmx_warn("CVMX_PCIERCX_CFG517(%lu) is invalid on this chip\n", block_id);
	return 0x0000000000000814ull;
}
#else
#define CVMX_PCIERCX_CFG517(block_id) (0x0000000000000814ull)
#endif

/**
 * cvmx_pcierc#_cfg000
 *
 * PCIE_CFG000 = First 32-bits of PCIE type 1 config space (Device ID and Vendor ID Register)
 *
 */
union cvmx_pciercx_cfg000
{
	uint32_t u32;
	struct cvmx_pciercx_cfg000_s
	{
#if __BYTE_ORDER == __BIG_ENDIAN
	uint32_t devid                        : 16; /**< Device ID, writable through PEM(0..1)_CFG_WR
                                                         However, the application must not change this field. */
	uint32_t vendid                       : 16; /**< Vendor ID, writable through PEM(0..1)_CFG_WR
                                                         However, the application must not change this field. */
#else
	uint32_t vendid                       : 16;
	uint32_t devid                        : 16;
#endif
	} s;
	struct cvmx_pciercx_cfg000_s          cn52xx;
	struct cvmx_pciercx_cfg000_s          cn52xxp1;
	struct cvmx_pciercx_cfg000_s          cn56xx;
	struct cvmx_pciercx_cfg000_s          cn56xxp1;
	struct cvmx_pciercx_cfg000_s          cn63xx;
	struct cvmx_pciercx_cfg000_s          cn63xxp1;
};
typedef union cvmx_pciercx_cfg000 cvmx_pciercx_cfg000_t;

/**
 * cvmx_pcierc#_cfg001
 *
 * PCIE_CFG001 = Second 32-bits of PCIE type 1 config space (Command/Status Register)
 *
 */
union cvmx_pciercx_cfg001
{
	uint32_t u32;
	struct cvmx_pciercx_cfg001_s
	{
#if __BYTE_ORDER == __BIG_ENDIAN
	uint32_t dpe                          : 1;  /**< Detected Parity Error */
	uint32_t sse                          : 1;  /**< Signaled System Error */
	uint32_t rma                          : 1;  /**< Received Master Abort */
	uint32_t rta                          : 1;  /**< Received Target Abort */
	uint32_t sta                          : 1;  /**< Signaled Target Abort */
	uint32_t devt                         : 2;  /**< DEVSEL Timing
                                                         Not applicable for PCI Express. Hardwired to 0. */
	uint32_t mdpe                         : 1;  /**< Master Data Parity Error */
	uint32_t fbb                          : 1;  /**< Fast Back-to-Back Capable
                                                         Not applicable for PCI Express. Hardwired to 0. */
	uint32_t reserved_22_22               : 1;
	uint32_t m66                          : 1;  /**< 66 MHz Capable
                                                         Not applicable for PCI Express. Hardwired to 0. */
	uint32_t cl                           : 1;  /**< Capabilities List
                                                         Indicates presence of an extended capability item.
                                                         Hardwired to 1. */
	uint32_t i_stat                       : 1;  /**< INTx Status */
	uint32_t reserved_11_18               : 8;
	uint32_t i_dis                        : 1;  /**< INTx Assertion Disable */
	uint32_t fbbe                         : 1;  /**< Fast Back-to-Back Enable
                                                         Not applicable for PCI Express. Must be hardwired to 0. */
	uint32_t see                          : 1;  /**< SERR# Enable */
	uint32_t ids_wcc                      : 1;  /**< IDSEL Stepping/Wait Cycle Control
                                                         Not applicable for PCI Express. Must be hardwired to 0 */
	uint32_t per                          : 1;  /**< Parity Error Response */
	uint32_t vps                          : 1;  /**< VGA Palette Snoop
                                                         Not applicable for PCI Express. Must be hardwired to 0. */
	uint32_t mwice                        : 1;  /**< Memory Write and Invalidate
                                                         Not applicable for PCI Express. Must be hardwired to 0. */
	uint32_t scse                         : 1;  /**< Special Cycle Enable
                                                         Not applicable for PCI Express. Must be hardwired to 0. */
	uint32_t me                           : 1;  /**< Bus Master Enable */
	uint32_t msae                         : 1;  /**< Memory Space Enable */
	uint32_t isae                         : 1;  /**< I/O Space Enable */
#else
	uint32_t isae                         : 1;
	uint32_t msae                         : 1;
	uint32_t me                           : 1;
	uint32_t scse                         : 1;
	uint32_t mwice                        : 1;
	uint32_t vps                          : 1;
	uint32_t per                          : 1;
	uint32_t ids_wcc                      : 1;
	uint32_t see                          : 1;
	uint32_t fbbe                         : 1;
	uint32_t i_dis                        : 1;
	uint32_t reserved_11_18               : 8;
	uint32_t i_stat                       : 1;
	uint32_t cl                           : 1;
	uint32_t m66                          : 1;
	uint32_t reserved_22_22               : 1;
	uint32_t fbb                          : 1;
	uint32_t mdpe                         : 1;
	uint32_t devt                         : 2;
	uint32_t sta                          : 1;
	uint32_t rta                          : 1;
	uint32_t rma                          : 1;
	uint32_t sse                          : 1;
	uint32_t dpe                          : 1;
#endif
	} s;
	struct cvmx_pciercx_cfg001_s          cn52xx;
	struct cvmx_pciercx_cfg001_s          cn52xxp1;
	struct cvmx_pciercx_cfg001_s          cn56xx;
	struct cvmx_pciercx_cfg001_s          cn56xxp1;
	struct cvmx_pciercx_cfg001_s          cn63xx;
	struct cvmx_pciercx_cfg001_s          cn63xxp1;
};
typedef union cvmx_pciercx_cfg001 cvmx_pciercx_cfg001_t;

/**
 * cvmx_pcierc#_cfg002
 *
 * PCIE_CFG002 = Third 32-bits of PCIE type 1 config space (Revision ID/Class Code Register)
 *
 */
union cvmx_pciercx_cfg002
{
	uint32_t u32;
	struct cvmx_pciercx_cfg002_s
	{
#if __BYTE_ORDER == __BIG_ENDIAN
	uint32_t bcc                          : 8;  /**< Base Class Code, writable through PEM(0..1)_CFG_WR
                                                         However, the application must not change this field. */
	uint32_t sc                           : 8;  /**< Subclass Code, writable through PEM(0..1)_CFG_WR
                                                         However, the application must not change this field. */
	uint32_t pi                           : 8;  /**< Programming Interface, writable through PEM(0..1)_CFG_WR
                                                         However, the application must not change this field. */
	uint32_t rid                          : 8;  /**< Revision ID, writable through PEM(0..1)_CFG_WR
                                                         However, the application must not change this field. */
#else
	uint32_t rid                          : 8;
	uint32_t pi                           : 8;
	uint32_t sc                           : 8;
	uint32_t bcc                          : 8;
#endif
	} s;
	struct cvmx_pciercx_cfg002_s          cn52xx;
	struct cvmx_pciercx_cfg002_s          cn52xxp1;
	struct cvmx_pciercx_cfg002_s          cn56xx;
	struct cvmx_pciercx_cfg002_s          cn56xxp1;
	struct cvmx_pciercx_cfg002_s          cn63xx;
	struct cvmx_pciercx_cfg002_s          cn63xxp1;
};
typedef union cvmx_pciercx_cfg002 cvmx_pciercx_cfg002_t;

/**
 * cvmx_pcierc#_cfg003
 *
 * PCIE_CFG003 = Fourth 32-bits of PCIE type 1 config space (Cache Line Size/Master Latency Timer/Header Type Register/BIST Register)
 *
 */
union cvmx_pciercx_cfg003
{
	uint32_t u32;
	struct cvmx_pciercx_cfg003_s
	{
#if __BYTE_ORDER == __BIG_ENDIAN
	uint32_t bist                         : 8;  /**< The BIST register functions are not supported.
                                                         All 8 bits of the BIST register are hardwired to 0. */
	uint32_t mfd                          : 1;  /**< Multi Function Device
                                                         The Multi Function Device bit is writable through PEM(0..1)_CFG_WR.
                                                         However, this is a single function device. Therefore, the
                                                         application must not write a 1 to this bit. */
	uint32_t chf                          : 7;  /**< Configuration Header Format
                                                         Hardwired to 1. */
	uint32_t lt                           : 8;  /**< Master Latency Timer
                                                         Not applicable for PCI Express, hardwired to 0. */
	uint32_t cls                          : 8;  /**< Cache Line Size
                                                         The Cache Line Size register is RW for legacy compatibility
                                                         purposes and is not applicable to PCI Express device
                                                         functionality. */
#else
	uint32_t cls                          : 8;
	uint32_t lt                           : 8;
	uint32_t chf                          : 7;
	uint32_t mfd                          : 1;
	uint32_t bist                         : 8;
#endif
	} s;
	struct cvmx_pciercx_cfg003_s          cn52xx;
	struct cvmx_pciercx_cfg003_s          cn52xxp1;
	struct cvmx_pciercx_cfg003_s          cn56xx;
	struct cvmx_pciercx_cfg003_s          cn56xxp1;
	struct cvmx_pciercx_cfg003_s          cn63xx;
	struct cvmx_pciercx_cfg003_s          cn63xxp1;
};
typedef union cvmx_pciercx_cfg003 cvmx_pciercx_cfg003_t;

/**
 * cvmx_pcierc#_cfg004
 *
 * PCIE_CFG004 = Fifth 32-bits of PCIE type 1 config space (Base Address Register 0 - Low)
 *
 */
union cvmx_pciercx_cfg004
{
	uint32_t u32;
	struct cvmx_pciercx_cfg004_s
	{
#if __BYTE_ORDER == __BIG_ENDIAN
	uint32_t reserved_0_31                : 32;
#else
	uint32_t reserved_0_31                : 32;
#endif
	} s;
	struct cvmx_pciercx_cfg004_s          cn52xx;
	struct cvmx_pciercx_cfg004_s          cn52xxp1;
	struct cvmx_pciercx_cfg004_s          cn56xx;
	struct cvmx_pciercx_cfg004_s          cn56xxp1;
	struct cvmx_pciercx_cfg004_s          cn63xx;
	struct cvmx_pciercx_cfg004_s          cn63xxp1;
};
typedef union cvmx_pciercx_cfg004 cvmx_pciercx_cfg004_t;

/**
 * cvmx_pcierc#_cfg005
 *
 * PCIE_CFG005 = Sixth 32-bits of PCIE type 1 config space (Base Address Register 0 - High)
 *
 */
union cvmx_pciercx_cfg005
{
	uint32_t u32;
	struct cvmx_pciercx_cfg005_s
	{
#if __BYTE_ORDER == __BIG_ENDIAN
	uint32_t reserved_0_31                : 32;
#else
	uint32_t reserved_0_31                : 32;
#endif
	} s;
	struct cvmx_pciercx_cfg005_s          cn52xx;
	struct cvmx_pciercx_cfg005_s          cn52xxp1;
	struct cvmx_pciercx_cfg005_s          cn56xx;
	struct cvmx_pciercx_cfg005_s          cn56xxp1;
	struct cvmx_pciercx_cfg005_s          cn63xx;
	struct cvmx_pciercx_cfg005_s          cn63xxp1;
};
typedef union cvmx_pciercx_cfg005 cvmx_pciercx_cfg005_t;

/**
 * cvmx_pcierc#_cfg006
 *
 * PCIE_CFG006 = Seventh 32-bits of PCIE type 1 config space (Bus Number Registers)
 *
 */
union cvmx_pciercx_cfg006
{
	uint32_t u32;
	struct cvmx_pciercx_cfg006_s
	{
#if __BYTE_ORDER == __BIG_ENDIAN
	uint32_t slt                          : 8;  /**< Secondary Latency Timer
                                                         Not applicable to PCI Express, hardwired to 0x00. */
	uint32_t subbnum                      : 8;  /**< Subordinate Bus Number */
	uint32_t sbnum                        : 8;  /**< Secondary Bus Number */
	uint32_t pbnum                        : 8;  /**< Primary Bus Number */
#else
	uint32_t pbnum                        : 8;
	uint32_t sbnum                        : 8;
	uint32_t subbnum                      : 8;
	uint32_t slt                          : 8;
#endif
	} s;
	struct cvmx_pciercx_cfg006_s          cn52xx;
	struct cvmx_pciercx_cfg006_s          cn52xxp1;
	struct cvmx_pciercx_cfg006_s          cn56xx;
	struct cvmx_pciercx_cfg006_s          cn56xxp1;
	struct cvmx_pciercx_cfg006_s          cn63xx;
	struct cvmx_pciercx_cfg006_s          cn63xxp1;
};
typedef union cvmx_pciercx_cfg006 cvmx_pciercx_cfg006_t;

/**
 * cvmx_pcierc#_cfg007
 *
 * PCIE_CFG007 = Eighth 32-bits of PCIE type 1 config space (IO Base and IO Limit/Secondary Status Register)
 *
 */
union cvmx_pciercx_cfg007
{
	uint32_t u32;
	struct cvmx_pciercx_cfg007_s
	{
#if __BYTE_ORDER == __BIG_ENDIAN
	uint32_t dpe                          : 1;  /**< Detected Parity Error */
	uint32_t sse                          : 1;  /**< Signaled System Error */
	uint32_t rma                          : 1;  /**< Received Master Abort */
	uint32_t rta                          : 1;  /**< Received Target Abort */
	uint32_t sta                          : 1;  /**< Signaled Target Abort */
	uint32_t devt                         : 2;  /**< DEVSEL Timing
                                                         Not applicable for PCI Express. Hardwired to 0. */
	uint32_t mdpe                         : 1;  /**< Master Data Parity Error */
	uint32_t fbb                          : 1;  /**< Fast Back-to-Back Capable
                                                         Not applicable for PCI Express. Hardwired to 0. */
	uint32_t reserved_22_22               : 1;
	uint32_t m66                          : 1;  /**< 66 MHz Capable
                                                         Not applicable for PCI Express. Hardwired to 0. */
	uint32_t reserved_16_20               : 5;
	uint32_t lio_limi                     : 4;  /**< I/O Space Limit */
	uint32_t reserved_9_11                : 3;
	uint32_t io32b                        : 1;  /**< 32-Bit I/O Space */
	uint32_t lio_base                     : 4;  /**< I/O Space Base */
	uint32_t reserved_1_3                 : 3;
	uint32_t io32a                        : 1;  /**< 32-Bit I/O Space
                                                         o 0 = 16-bit I/O addressing
                                                         o 1 = 32-bit I/O addressing
                                                         This bit is writable through PEM(0..1)_CFG_WR.
                                                         When the application
                                                         writes to this bit through PEM(0..1)_CFG_WR,
                                                         the same value is written
                                                         to bit 8 of this register. */
#else
	uint32_t io32a                        : 1;
	uint32_t reserved_1_3                 : 3;
	uint32_t lio_base                     : 4;
	uint32_t io32b                        : 1;
	uint32_t reserved_9_11                : 3;
	uint32_t lio_limi                     : 4;
	uint32_t reserved_16_20               : 5;
	uint32_t m66                          : 1;
	uint32_t reserved_22_22               : 1;
	uint32_t fbb                          : 1;
	uint32_t mdpe                         : 1;
	uint32_t devt                         : 2;
	uint32_t sta                          : 1;
	uint32_t rta                          : 1;
	uint32_t rma                          : 1;
	uint32_t sse                          : 1;
	uint32_t dpe                          : 1;
#endif
	} s;
	struct cvmx_pciercx_cfg007_s          cn52xx;
	struct cvmx_pciercx_cfg007_s          cn52xxp1;
	struct cvmx_pciercx_cfg007_s          cn56xx;
	struct cvmx_pciercx_cfg007_s          cn56xxp1;
	struct cvmx_pciercx_cfg007_s          cn63xx;
	struct cvmx_pciercx_cfg007_s          cn63xxp1;
};
typedef union cvmx_pciercx_cfg007 cvmx_pciercx_cfg007_t;

/**
 * cvmx_pcierc#_cfg008
 *
 * PCIE_CFG008 = Ninth 32-bits of PCIE type 1 config space (Memory Base and Memory Limit Register)
 *
 */
union cvmx_pciercx_cfg008
{
	uint32_t u32;
	struct cvmx_pciercx_cfg008_s
	{
#if __BYTE_ORDER == __BIG_ENDIAN
	uint32_t ml_addr                      : 12; /**< Memory Limit Address */
	uint32_t reserved_16_19               : 4;
	uint32_t mb_addr                      : 12; /**< Memory Base Address */
	uint32_t reserved_0_3                 : 4;
#else
	uint32_t reserved_0_3                 : 4;
	uint32_t mb_addr                      : 12;
	uint32_t reserved_16_19               : 4;
	uint32_t ml_addr                      : 12;
#endif
	} s;
	struct cvmx_pciercx_cfg008_s          cn52xx;
	struct cvmx_pciercx_cfg008_s          cn52xxp1;
	struct cvmx_pciercx_cfg008_s          cn56xx;
	struct cvmx_pciercx_cfg008_s          cn56xxp1;
	struct cvmx_pciercx_cfg008_s          cn63xx;
	struct cvmx_pciercx_cfg008_s          cn63xxp1;
};
typedef union cvmx_pciercx_cfg008 cvmx_pciercx_cfg008_t;

/**
 * cvmx_pcierc#_cfg009
 *
 * PCIE_CFG009 = Tenth 32-bits of PCIE type 1 config space (Prefetchable Memory Base and Limit Register)
 *
 */
union cvmx_pciercx_cfg009
{
	uint32_t u32;
	struct cvmx_pciercx_cfg009_s
	{
#if __BYTE_ORDER == __BIG_ENDIAN
	uint32_t lmem_limit                   : 12; /**< Upper 12 bits of 32-bit Prefetchable Memory End Address */
	uint32_t reserved_17_19               : 3;
	uint32_t mem64b                       : 1;  /**< 64-Bit Memory Addressing
                                                         o 0 = 32-bit memory addressing
                                                         o 1 = 64-bit memory addressing */
	uint32_t lmem_base                    : 12; /**< Upper 12 bits of 32-bit Prefetchable Memory Start Address */
	uint32_t reserved_1_3                 : 3;
	uint32_t mem64a                       : 1;  /**< 64-Bit Memory Addressing
                                                         o 0 = 32-bit memory addressing
                                                         o 1 = 64-bit memory addressing
                                                         This bit is writable through PEM(0..1)_CFG_WR.
                                                         When the application
                                                         writes to this bit through PEM(0..1)_CFG_WR,
                                                         the same value is written
                                                         to bit 16 of this register. */
#else
	uint32_t mem64a                       : 1;
	uint32_t reserved_1_3                 : 3;
	uint32_t lmem_base                    : 12;
	uint32_t mem64b                       : 1;
	uint32_t reserved_17_19               : 3;
	uint32_t lmem_limit                   : 12;
#endif
	} s;
	struct cvmx_pciercx_cfg009_s          cn52xx;
	struct cvmx_pciercx_cfg009_s          cn52xxp1;
	struct cvmx_pciercx_cfg009_s          cn56xx;
	struct cvmx_pciercx_cfg009_s          cn56xxp1;
	struct cvmx_pciercx_cfg009_s          cn63xx;
	struct cvmx_pciercx_cfg009_s          cn63xxp1;
};
typedef union cvmx_pciercx_cfg009 cvmx_pciercx_cfg009_t;

/**
 * cvmx_pcierc#_cfg010
 *
 * PCIE_CFG010 = Eleventh 32-bits of PCIE type 1 config space (Prefetchable Base Upper 32 Bits Register)
 *
 */
union cvmx_pciercx_cfg010
{
	uint32_t u32;
	struct cvmx_pciercx_cfg010_s
	{
#if __BYTE_ORDER == __BIG_ENDIAN
	uint32_t umem_base                    : 32; /**< Upper 32 Bits of Base Address of Prefetchable Memory Space
                                                         Used only when 64-bit prefetchable memory addressing is
                                                         enabled. */
#else
	uint32_t umem_base                    : 32;
#endif
	} s;
	struct cvmx_pciercx_cfg010_s          cn52xx;
	struct cvmx_pciercx_cfg010_s          cn52xxp1;
	struct cvmx_pciercx_cfg010_s          cn56xx;
	struct cvmx_pciercx_cfg010_s          cn56xxp1;
	struct cvmx_pciercx_cfg010_s          cn63xx;
	struct cvmx_pciercx_cfg010_s          cn63xxp1;
};
typedef union cvmx_pciercx_cfg010 cvmx_pciercx_cfg010_t;

/**
 * cvmx_pcierc#_cfg011
 *
 * PCIE_CFG011 = Twelfth 32-bits of PCIE type 1 config space (Prefetchable Limit Upper 32 Bits Register)
 *
 */
union cvmx_pciercx_cfg011
{
	uint32_t u32;
	struct cvmx_pciercx_cfg011_s
	{
#if __BYTE_ORDER == __BIG_ENDIAN
	uint32_t umem_limit                   : 32; /**< Upper 32 Bits of Limit Address of Prefetchable Memory Space
                                                         Used only when 64-bit prefetchable memory addressing is
                                                         enabled. */
#else
	uint32_t umem_limit                   : 32;
#endif
	} s;
	struct cvmx_pciercx_cfg011_s          cn52xx;
	struct cvmx_pciercx_cfg011_s          cn52xxp1;
	struct cvmx_pciercx_cfg011_s          cn56xx;
	struct cvmx_pciercx_cfg011_s          cn56xxp1;
	struct cvmx_pciercx_cfg011_s          cn63xx;
	struct cvmx_pciercx_cfg011_s          cn63xxp1;
};
typedef union cvmx_pciercx_cfg011 cvmx_pciercx_cfg011_t;

/**
 * cvmx_pcierc#_cfg012
 *
 * PCIE_CFG012 = Thirteenth 32-bits of PCIE type 1 config space (IO Base and Limit Upper 16 Bits Register)
 *
 */
union cvmx_pciercx_cfg012
{
	uint32_t u32;
	struct cvmx_pciercx_cfg012_s
	{
#if __BYTE_ORDER == __BIG_ENDIAN
	uint32_t uio_limit                    : 16; /**< Upper 16 Bits of I/O Limit (if 32-bit I/O decoding is supported
                                                         for devices on the secondary side) */
	uint32_t uio_base                     : 16; /**< Upper 16 Bits of I/O Base (if 32-bit I/O decoding is supported
                                                         for devices on the secondary side) */
#else
	uint32_t uio_base                     : 16;
	uint32_t uio_limit                    : 16;
#endif
	} s;
	struct cvmx_pciercx_cfg012_s          cn52xx;
	struct cvmx_pciercx_cfg012_s          cn52xxp1;
	struct cvmx_pciercx_cfg012_s          cn56xx;
	struct cvmx_pciercx_cfg012_s          cn56xxp1;
	struct cvmx_pciercx_cfg012_s          cn63xx;
	struct cvmx_pciercx_cfg012_s          cn63xxp1;
};
typedef union cvmx_pciercx_cfg012 cvmx_pciercx_cfg012_t;

/**
 * cvmx_pcierc#_cfg013
 *
 * PCIE_CFG013 = Fourteenth 32-bits of PCIE type 1 config space (Capability Pointer Register)
 *
 */
union cvmx_pciercx_cfg013
{
	uint32_t u32;
	struct cvmx_pciercx_cfg013_s
	{
#if __BYTE_ORDER == __BIG_ENDIAN
	uint32_t reserved_8_31                : 24;
	uint32_t cp                           : 8;  /**< First Capability Pointer.
                                                         Points to Power Management Capability structure by
                                                         default, writable through PEM(0..1)_CFG_WR
                                                         However, the application must not change this field. */
#else
	uint32_t cp                           : 8;
	uint32_t reserved_8_31                : 24;
#endif
	} s;
	struct cvmx_pciercx_cfg013_s          cn52xx;
	struct cvmx_pciercx_cfg013_s          cn52xxp1;
	struct cvmx_pciercx_cfg013_s          cn56xx;
	struct cvmx_pciercx_cfg013_s          cn56xxp1;
	struct cvmx_pciercx_cfg013_s          cn63xx;
	struct cvmx_pciercx_cfg013_s          cn63xxp1;
};
typedef union cvmx_pciercx_cfg013 cvmx_pciercx_cfg013_t;

/**
 * cvmx_pcierc#_cfg014
 *
 * PCIE_CFG014 = Fifteenth 32-bits of PCIE type 1 config space (Expansion ROM Base Address Register)
 *
 */
union cvmx_pciercx_cfg014
{
	uint32_t u32;
	struct cvmx_pciercx_cfg014_s
	{
#if __BYTE_ORDER == __BIG_ENDIAN
	uint32_t reserved_0_31                : 32;
#else
	uint32_t reserved_0_31                : 32;
#endif
	} s;
	struct cvmx_pciercx_cfg014_s          cn52xx;
	struct cvmx_pciercx_cfg014_s          cn52xxp1;
	struct cvmx_pciercx_cfg014_s          cn56xx;
	struct cvmx_pciercx_cfg014_s          cn56xxp1;
	struct cvmx_pciercx_cfg014_s          cn63xx;
	struct cvmx_pciercx_cfg014_s          cn63xxp1;
};
typedef union cvmx_pciercx_cfg014 cvmx_pciercx_cfg014_t;

/**
 * cvmx_pcierc#_cfg015
 *
 * PCIE_CFG015 = Sixteenth 32-bits of PCIE type 1 config space (Interrupt Line Register/Interrupt Pin/Bridge Control Register)
 *
 */
union cvmx_pciercx_cfg015
{
	uint32_t u32;
	struct cvmx_pciercx_cfg015_s
	{
#if __BYTE_ORDER == __BIG_ENDIAN
	uint32_t reserved_28_31               : 4;
	uint32_t dtsees                       : 1;  /**< Discard Timer SERR Enable Status
                                                         Not applicable to PCI Express, hardwired to 0. */
	uint32_t dts                          : 1;  /**< Discard Timer Status
                                                         Not applicable to PCI Express, hardwired to 0. */
	uint32_t sdt                          : 1;  /**< Secondary Discard Timer
                                                         Not applicable to PCI Express, hardwired to 0. */
	uint32_t pdt                          : 1;  /**< Primary Discard Timer
                                                         Not applicable to PCI Express, hardwired to 0. */
	uint32_t fbbe                         : 1;  /**< Fast Back-to-Back Transactions Enable
                                                         Not applicable to PCI Express, hardwired to 0. */
	uint32_t sbrst                        : 1;  /**< Secondary Bus Reset
                                                         Hot reset. Causes TS1s with the hot reset bit to be sent to
                                                         the link partner. When set, SW should wait 2ms before
                                                         clearing. The link partner normally responds by sending TS1s
                                                         with the hot reset bit set, which will cause a link
                                                         down event - refer to "PCIe Link-Down Reset in RC Mode"
                                                         section. */
	uint32_t mam                          : 1;  /**< Master Abort Mode
                                                         Not applicable to PCI Express, hardwired to 0. */
	uint32_t vga16d                       : 1;  /**< VGA 16-Bit Decode */
	uint32_t vgae                         : 1;  /**< VGA Enable */
	uint32_t isae                         : 1;  /**< ISA Enable */
	uint32_t see                          : 1;  /**< SERR Enable */
	uint32_t pere                         : 1;  /**< Parity Error Response Enable */
	uint32_t inta                         : 8;  /**< Interrupt Pin
                                                         Identifies the legacy interrupt Message that the device
                                                         (or device function) uses.
                                                         The Interrupt Pin register is writable through PEM(0..1)_CFG_WR.
                                                         In a single-function configuration, only INTA is used.
                                                         Therefore, the application must not change this field. */
	uint32_t il                           : 8;  /**< Interrupt Line */
#else
	uint32_t il                           : 8;
	uint32_t inta                         : 8;
	uint32_t pere                         : 1;
	uint32_t see                          : 1;
	uint32_t isae                         : 1;
	uint32_t vgae                         : 1;
	uint32_t vga16d                       : 1;
	uint32_t mam                          : 1;
	uint32_t sbrst                        : 1;
	uint32_t fbbe                         : 1;
	uint32_t pdt                          : 1;
	uint32_t sdt                          : 1;
	uint32_t dts                          : 1;
	uint32_t dtsees                       : 1;
	uint32_t reserved_28_31               : 4;
#endif
	} s;
	struct cvmx_pciercx_cfg015_s          cn52xx;
	struct cvmx_pciercx_cfg015_s          cn52xxp1;
	struct cvmx_pciercx_cfg015_s          cn56xx;
	struct cvmx_pciercx_cfg015_s          cn56xxp1;
	struct cvmx_pciercx_cfg015_s          cn63xx;
	struct cvmx_pciercx_cfg015_s          cn63xxp1;
};
typedef union cvmx_pciercx_cfg015 cvmx_pciercx_cfg015_t;

/**
 * cvmx_pcierc#_cfg016
 *
 * PCIE_CFG016 = Seventeenth 32-bits of PCIE type 1 config space
 * (Power Management Capability ID/
 * Power Management Next Item Pointer/
 * Power Management Capabilities Register)
 */
union cvmx_pciercx_cfg016
{
	uint32_t u32;
	struct cvmx_pciercx_cfg016_s
	{
#if __BYTE_ORDER == __BIG_ENDIAN
	uint32_t pmes                         : 5;  /**< PME_Support
                                                         A value of 0 for any bit indicates that the
                                                         device (or function) is not capable of generating PME Messages
                                                         while in that power state:
                                                         o Bit 11: If set, PME Messages can be generated from D0
                                                         o Bit 12: If set, PME Messages can be generated from D1
                                                         o Bit 13: If set, PME Messages can be generated from D2
                                                         o Bit 14: If set, PME Messages can be generated from D3hot
                                                         o Bit 15: If set, PME Messages can be generated from D3cold
                                                         The PME_Support field is writable through PEM(0..1)_CFG_WR.
                                                         However, the application must not change this field. */
	uint32_t d2s                          : 1;  /**< D2 Support, writable through PEM(0..1)_CFG_WR
                                                         However, the application must not change this field. */
	uint32_t d1s                          : 1;  /**< D1 Support, writable through PEM(0..1)_CFG_WR
                                                         However, the application must not change this field. */
	uint32_t auxc                         : 3;  /**< AUX Current, writable through PEM(0..1)_CFG_WR
                                                         However, the application must not change this field. */
	uint32_t dsi                          : 1;  /**< Device Specific Initialization (DSI), writable through PEM(0..1)_CFG_WR
                                                         However, the application must not change this field. */
	uint32_t reserved_20_20               : 1;
	uint32_t pme_clock                    : 1;  /**< PME Clock, hardwired to 0 */
	uint32_t pmsv                         : 3;  /**< Power Management Specification Version, writable through PEM(0..1)_CFG_WR
                                                         However, the application must not change this field. */
	uint32_t ncp                          : 8;  /**< Next Capability Pointer
                                                         Points to the MSI capabilities by default, writable
                                                         through PEM(0..1)_CFG_WR. */
	uint32_t pmcid                        : 8;  /**< Power Management Capability ID */
#else
	uint32_t pmcid                        : 8;
	uint32_t ncp                          : 8;
	uint32_t pmsv                         : 3;
	uint32_t pme_clock                    : 1;
	uint32_t reserved_20_20               : 1;
	uint32_t dsi                          : 1;
	uint32_t auxc                         : 3;
	uint32_t d1s                          : 1;
	uint32_t d2s                          : 1;
	uint32_t pmes                         : 5;
#endif
	} s;
	struct cvmx_pciercx_cfg016_s          cn52xx;
	struct cvmx_pciercx_cfg016_s          cn52xxp1;
	struct cvmx_pciercx_cfg016_s          cn56xx;
	struct cvmx_pciercx_cfg016_s          cn56xxp1;
	struct cvmx_pciercx_cfg016_s          cn63xx;
	struct cvmx_pciercx_cfg016_s          cn63xxp1;
};
typedef union cvmx_pciercx_cfg016 cvmx_pciercx_cfg016_t;

/**
 * cvmx_pcierc#_cfg017
 *
 * PCIE_CFG017 = Eighteenth 32-bits of PCIE type 1 config space (Power Management Control and Status Register)
 *
 */
union cvmx_pciercx_cfg017
{
	uint32_t u32;
	struct cvmx_pciercx_cfg017_s
	{
#if __BYTE_ORDER == __BIG_ENDIAN
	uint32_t pmdia                        : 8;  /**< Data register for additional information (not supported) */
	uint32_t bpccee                       : 1;  /**< Bus Power/Clock Control Enable, hardwired to 0 */
	uint32_t bd3h                         : 1;  /**< B2/B3 Support, hardwired to 0 */
	uint32_t reserved_16_21               : 6;
	uint32_t pmess                        : 1;  /**< PME Status
                                                         Indicates if a previously enabled PME event occurred or not. */
	uint32_t pmedsia                      : 2;  /**< Data Scale (not supported) */
	uint32_t pmds                         : 4;  /**< Data Select (not supported) */
	uint32_t pmeens                       : 1;  /**< PME Enable
                                                         A value of 1 indicates that the device is enabled to
                                                         generate PME. */
	uint32_t reserved_4_7                 : 4;
	uint32_t nsr                          : 1;  /**< No Soft Reset, writable through PEM(0..1)_CFG_WR
                                                         However, the application must not change this field. */
	uint32_t reserved_2_2                 : 1;
	uint32_t ps                           : 2;  /**< Power State
                                                         Controls the device power state:
                                                           o 00b: D0
                                                           o 01b: D1
                                                           o 10b: D2
                                                           o 11b: D3
                                                         The written value is ignored if the specific state is
                                                         not supported. */
#else
	uint32_t ps                           : 2;
	uint32_t reserved_2_2                 : 1;
	uint32_t nsr                          : 1;
	uint32_t reserved_4_7                 : 4;
	uint32_t pmeens                       : 1;
	uint32_t pmds                         : 4;
	uint32_t pmedsia                      : 2;
	uint32_t pmess                        : 1;
	uint32_t reserved_16_21               : 6;
	uint32_t bd3h                         : 1;
	uint32_t bpccee                       : 1;
	uint32_t pmdia                        : 8;
#endif
	} s;
	struct cvmx_pciercx_cfg017_s          cn52xx;
	struct cvmx_pciercx_cfg017_s          cn52xxp1;
	struct cvmx_pciercx_cfg017_s          cn56xx;
	struct cvmx_pciercx_cfg017_s          cn56xxp1;
	struct cvmx_pciercx_cfg017_s          cn63xx;
	struct cvmx_pciercx_cfg017_s          cn63xxp1;
};
typedef union cvmx_pciercx_cfg017 cvmx_pciercx_cfg017_t;

/**
 * cvmx_pcierc#_cfg020
 *
 * PCIE_CFG020 = Twenty-first 32-bits of PCIE type 1 config space
 * (MSI Capability ID/
 *  MSI Next Item Pointer/
 *  MSI Control Register)
 */
union cvmx_pciercx_cfg020
{
	uint32_t u32;
	struct cvmx_pciercx_cfg020_s
	{
#if __BYTE_ORDER == __BIG_ENDIAN
	uint32_t reserved_24_31               : 8;
	uint32_t m64                          : 1;  /**< 64-bit Address Capable, writable through PEM(0..1)_CFG_WR
                                                         However, the application must not change this field. */
	uint32_t mme                          : 3;  /**< Multiple Message Enabled
                                                         Indicates that multiple Message mode is enabled by system
                                                         software. The number of Messages enabled must be less than
                                                         or equal to the Multiple Message Capable value. */
	uint32_t mmc                          : 3;  /**< Multiple Message Capable, writable through PEM(0..1)_CFG_WR
                                                         However, the application must not change this field. */
	uint32_t msien                        : 1;  /**< MSI Enabled
                                                         When set, INTx must be disabled.
                                                         This bit must never be set, as internal-MSI is not supported in
                                                         RC mode. (Note that this has no effect on external MSI, which
                                                         will be commonly used in RC mode.) */
	uint32_t ncp                          : 8;  /**< Next Capability Pointer
                                                         Points to PCI Express Capabilities by default,
                                                         writable through PEM(0..1)_CFG_WR.
                                                         However, the application must not change this field. */
	uint32_t msicid                       : 8;  /**< MSI Capability ID */
#else
	uint32_t msicid                       : 8;
	uint32_t ncp                          : 8;
	uint32_t msien                        : 1;
	uint32_t mmc                          : 3;
	uint32_t mme                          : 3;
	uint32_t m64                          : 1;
	uint32_t reserved_24_31               : 8;
#endif
	} s;
	struct cvmx_pciercx_cfg020_s          cn52xx;
	struct cvmx_pciercx_cfg020_s          cn52xxp1;
	struct cvmx_pciercx_cfg020_s          cn56xx;
	struct cvmx_pciercx_cfg020_s          cn56xxp1;
	struct cvmx_pciercx_cfg020_s          cn63xx;
	struct cvmx_pciercx_cfg020_s          cn63xxp1;
};
typedef union cvmx_pciercx_cfg020 cvmx_pciercx_cfg020_t;

/**
 * cvmx_pcierc#_cfg021
 *
 * PCIE_CFG021 = Twenty-second 32-bits of PCIE type 1 config space (MSI Lower 32 Bits Address Register)
 *
 */
union cvmx_pciercx_cfg021
{
	uint32_t u32;
	struct cvmx_pciercx_cfg021_s
	{
#if __BYTE_ORDER == __BIG_ENDIAN
	uint32_t lmsi                         : 30; /**< Lower 32-bit Address */
	uint32_t reserved_0_1                 : 2;
#else
	uint32_t reserved_0_1                 : 2;
	uint32_t lmsi                         : 30;
#endif
	} s;
	struct cvmx_pciercx_cfg021_s          cn52xx;
	struct cvmx_pciercx_cfg021_s          cn52xxp1;
	struct cvmx_pciercx_cfg021_s          cn56xx;
	struct cvmx_pciercx_cfg021_s          cn56xxp1;
	struct cvmx_pciercx_cfg021_s          cn63xx;
	struct cvmx_pciercx_cfg021_s          cn63xxp1;
};
typedef union cvmx_pciercx_cfg021 cvmx_pciercx_cfg021_t;

/**
 * cvmx_pcierc#_cfg022
 *
 * PCIE_CFG022 = Twenty-third 32-bits of PCIE type 1 config space (MSI Upper 32 bits Address Register)
 *
 */
union cvmx_pciercx_cfg022
{
	uint32_t u32;
	struct cvmx_pciercx_cfg022_s
	{
#if __BYTE_ORDER == __BIG_ENDIAN
	uint32_t umsi                         : 32; /**< Upper 32-bit Address */
#else
	uint32_t umsi                         : 32;
#endif
	} s;
	struct cvmx_pciercx_cfg022_s          cn52xx;
	struct cvmx_pciercx_cfg022_s          cn52xxp1;
	struct cvmx_pciercx_cfg022_s          cn56xx;
	struct cvmx_pciercx_cfg022_s          cn56xxp1;
	struct cvmx_pciercx_cfg022_s          cn63xx;
	struct cvmx_pciercx_cfg022_s          cn63xxp1;
};
typedef union cvmx_pciercx_cfg022 cvmx_pciercx_cfg022_t;

/**
 * cvmx_pcierc#_cfg023
 *
 * PCIE_CFG023 = Twenty-fourth 32-bits of PCIE type 1 config space (MSI Data Register)
 *
 */
union cvmx_pciercx_cfg023
{
	uint32_t u32;
	struct cvmx_pciercx_cfg023_s
	{
#if __BYTE_ORDER == __BIG_ENDIAN
	uint32_t reserved_16_31               : 16;
	uint32_t msimd                        : 16; /**< MSI Data
                                                         Pattern assigned by system software, bits [4:0] are Or-ed with
                                                         MSI_VECTOR to generate 32 MSI Messages per function. */
#else
	uint32_t msimd                        : 16;
	uint32_t reserved_16_31               : 16;
#endif
	} s;
	struct cvmx_pciercx_cfg023_s          cn52xx;
	struct cvmx_pciercx_cfg023_s          cn52xxp1;
	struct cvmx_pciercx_cfg023_s          cn56xx;
	struct cvmx_pciercx_cfg023_s          cn56xxp1;
	struct cvmx_pciercx_cfg023_s          cn63xx;
	struct cvmx_pciercx_cfg023_s          cn63xxp1;
};
typedef union cvmx_pciercx_cfg023 cvmx_pciercx_cfg023_t;

/**
 * cvmx_pcierc#_cfg028
 *
 * PCIE_CFG028 = Twenty-ninth 32-bits of PCIE type 1 config space
 * (PCI Express Capabilities List Register/
 *  PCI Express Capabilities Register)
 */
union cvmx_pciercx_cfg028
{
	uint32_t u32;
	struct cvmx_pciercx_cfg028_s
	{
#if __BYTE_ORDER == __BIG_ENDIAN
	uint32_t reserved_30_31               : 2;
	uint32_t imn                          : 5;  /**< Interrupt Message Number
                                                         Updated by hardware, writable through PEM(0..1)_CFG_WR.
                                                          However, the application must not change this field. */
	uint32_t si                           : 1;  /**< Slot Implemented
                                                         This bit is writable through PEM(0..1)_CFG_WR.
                                                         However, it must 0 for an
                                                         Endpoint device. Therefore, the application must not write a
                                                         1 to this bit. */
	uint32_t dpt                          : 4;  /**< Device Port Type */
	uint32_t pciecv                       : 4;  /**< PCI Express Capability Version */
	uint32_t ncp                          : 8;  /**< Next Capability Pointer
                                                         writable through PEM(0..1)_CFG_WR.
                                                         However, the application must not change this field. */
	uint32_t pcieid                       : 8;  /**< PCIE Capability ID */
#else
	uint32_t pcieid                       : 8;
	uint32_t ncp                          : 8;
	uint32_t pciecv                       : 4;
	uint32_t dpt                          : 4;
	uint32_t si                           : 1;
	uint32_t imn                          : 5;
	uint32_t reserved_30_31               : 2;
#endif
	} s;
	struct cvmx_pciercx_cfg028_s          cn52xx;
	struct cvmx_pciercx_cfg028_s          cn52xxp1;
	struct cvmx_pciercx_cfg028_s          cn56xx;
	struct cvmx_pciercx_cfg028_s          cn56xxp1;
	struct cvmx_pciercx_cfg028_s          cn63xx;
	struct cvmx_pciercx_cfg028_s          cn63xxp1;
};
typedef union cvmx_pciercx_cfg028 cvmx_pciercx_cfg028_t;

/**
 * cvmx_pcierc#_cfg029
 *
 * PCIE_CFG029 = Thirtieth 32-bits of PCIE type 1 config space (Device Capabilities Register)
 *
 */
union cvmx_pciercx_cfg029
{
	uint32_t u32;
	struct cvmx_pciercx_cfg029_s
	{
#if __BYTE_ORDER == __BIG_ENDIAN
	uint32_t reserved_28_31               : 4;
	uint32_t cspls                        : 2;  /**< Captured Slot Power Limit Scale
                                                         Not applicable for RC port, upstream port only. */
	uint32_t csplv                        : 8;  /**< Captured Slot Power Limit Value
                                                         Not applicable for RC port, upstream port only. */
	uint32_t reserved_16_17               : 2;
	uint32_t rber                         : 1;  /**< Role-Based Error Reporting, writable through PEM(0..1)_CFG_WR
                                                         However, the application must not change this field. */
	uint32_t reserved_12_14               : 3;
	uint32_t el1al                        : 3;  /**< Endpoint L1 Acceptable Latency, writable through PEM(0..1)_CFG_WR
                                                         Must be 0x0 for non-endpoint devices. */
	uint32_t el0al                        : 3;  /**< Endpoint L0s Acceptable Latency, writable through PEM(0..1)_CFG_WR
                                                         Must be 0x0 for non-endpoint devices. */
	uint32_t etfs                         : 1;  /**< Extended Tag Field Supported
                                                         This bit is writable through PEM(0..1)_CFG_WR.
                                                         However, the application
                                                         must not write a 1 to this bit. */
	uint32_t pfs                          : 2;  /**< Phantom Function Supported
                                                         This field is writable through PEM(0..1)_CFG_WR.
                                                         However, Phantom
                                                         Function is not supported. Therefore, the application must not
                                                         write any value other than 0x0 to this field. */
	uint32_t mpss                         : 3;  /**< Max_Payload_Size Supported, writable through PEM(0..1)_CFG_WR
                                                         However, the application must not change this field. */
#else
	uint32_t mpss                         : 3;
	uint32_t pfs                          : 2;
	uint32_t etfs                         : 1;
	uint32_t el0al                        : 3;
	uint32_t el1al                        : 3;
	uint32_t reserved_12_14               : 3;
	uint32_t rber                         : 1;
	uint32_t reserved_16_17               : 2;
	uint32_t csplv                        : 8;
	uint32_t cspls                        : 2;
	uint32_t reserved_28_31               : 4;
#endif
	} s;
	struct cvmx_pciercx_cfg029_s          cn52xx;
	struct cvmx_pciercx_cfg029_s          cn52xxp1;
	struct cvmx_pciercx_cfg029_s          cn56xx;
	struct cvmx_pciercx_cfg029_s          cn56xxp1;
	struct cvmx_pciercx_cfg029_s          cn63xx;
	struct cvmx_pciercx_cfg029_s          cn63xxp1;
};
typedef union cvmx_pciercx_cfg029 cvmx_pciercx_cfg029_t;

/**
 * cvmx_pcierc#_cfg030
 *
 * PCIE_CFG030 = Thirty-first 32-bits of PCIE type 1 config space
 * (Device Control Register/Device Status Register)
 */
union cvmx_pciercx_cfg030
{
	uint32_t u32;
	struct cvmx_pciercx_cfg030_s
	{
#if __BYTE_ORDER == __BIG_ENDIAN
	uint32_t reserved_22_31               : 10;
	uint32_t tp                           : 1;  /**< Transaction Pending
                                                         Set to 1 when Non-Posted Requests are not yet completed
                                                         and clear when they are completed. */
	uint32_t ap_d                         : 1;  /**< Aux Power Detected
                                                         Set to 1 if Aux power detected. */
	uint32_t ur_d                         : 1;  /**< Unsupported Request Detected
                                                         Errors are logged in this register regardless of whether
                                                          error reporting is enabled in the Device Control register.
                                                         UR_D occurs when we receive something we don't support.
                                                         Unsupported requests are Nonfatal errors, so UR_D should
                                                         cause NFE_D.  Receiving a  vendor defined message should
                                                         cause an unsupported request. */
	uint32_t fe_d                         : 1;  /**< Fatal Error Detected
                                                         Errors are logged in this register regardless of whether
                                                          error reporting is enabled in the Device Control register.
                                                         FE_D is set if receive any of the errors in PCIE_CFG066 that
                                                         has a severity set to Fatal.  Malformed TLP's generally fit
                                                         into this category. */
	uint32_t nfe_d                        : 1;  /**< Non-Fatal Error detected
                                                         Errors are logged in this register regardless of whether
                                                          error reporting is enabled in the Device Control register.
                                                         NFE_D is set if we receive any of the errors in PCIE_CFG066
                                                         that has a severity set to Nonfatal and does NOT meet Advisory
                                                         Nonfatal criteria , which
                                                         most poisoned TLP's should be. */
	uint32_t ce_d                         : 1;  /**< Correctable Error Detected
                                                          Errors are logged in this register regardless of whether
                                                          error reporting is enabled in the Device Control register.
                                                         CE_D is set if we receive any of the errors in PCIE_CFG068
                                                         for example a Replay Timer Timeout.  Also, it can be set if
                                                         we get any of the errors in PCIE_CFG066 that has a severity
                                                         set to Nonfatal and meets the Advisory Nonfatal criteria,
                                                         which most ECRC errors should be. */
	uint32_t reserved_15_15               : 1;
	uint32_t mrrs                         : 3;  /**< Max Read Request Size
                                                          0 = 128B
                                                          1 = 256B
                                                          2 = 512B
                                                          3 = 1024B
                                                          4 = 2048B
                                                          5 = 4096B
                                                         Note: SLI_S2M_PORT#_CTL[MRRS] and DPI_SLI_PRT#_CFG[MRRS] and
                                                               also must be set properly.
                                                               SLI_S2M_PORT#_CTL[MRRS] and DPI_SLI_PRT#_CFG[MRRS] must
                                                               not exceed the desired max read request size. */
	uint32_t ns_en                        : 1;  /**< Enable No Snoop */
	uint32_t ap_en                        : 1;  /**< AUX Power PM Enable */
	uint32_t pf_en                        : 1;  /**< Phantom Function Enable
                                                         This bit should never be set - OCTEON requests never use
                                                         phantom functions. */
	uint32_t etf_en                       : 1;  /**< Extended Tag Field Enable
                                                         This bit should never be set - OCTEON requests never use
                                                         extended tags. */
	uint32_t mps                          : 3;  /**< Max Payload Size
                                                          Legal values:
                                                           0  = 128B
                                                           1  = 256B
                                                          Larger sizes not supported.
                                                         Note: Both PCI Express Ports must be set to the same value
                                                               for Peer-to-Peer to function properly.
                                                         Note: DPI_SLI_PRT#_CFG[MPS] must also be set to the same
                                                               value for proper functionality. */
	uint32_t ro_en                        : 1;  /**< Enable Relaxed Ordering */
	uint32_t ur_en                        : 1;  /**< Unsupported Request Reporting Enable */
	uint32_t fe_en                        : 1;  /**< Fatal Error Reporting Enable */
	uint32_t nfe_en                       : 1;  /**< Non-Fatal Error Reporting Enable */
	uint32_t ce_en                        : 1;  /**< Correctable Error Reporting Enable */
#else
	uint32_t ce_en                        : 1;
	uint32_t nfe_en                       : 1;
	uint32_t fe_en                        : 1;
	uint32_t ur_en                        : 1;
	uint32_t ro_en                        : 1;
	uint32_t mps                          : 3;
	uint32_t etf_en                       : 1;
	uint32_t pf_en                        : 1;
	uint32_t ap_en                        : 1;
	uint32_t ns_en                        : 1;
	uint32_t mrrs                         : 3;
	uint32_t reserved_15_15               : 1;
	uint32_t ce_d                         : 1;
	uint32_t nfe_d                        : 1;
	uint32_t fe_d                         : 1;
	uint32_t ur_d                         : 1;
	uint32_t ap_d                         : 1;
	uint32_t tp                           : 1;
	uint32_t reserved_22_31               : 10;
#endif
	} s;
	struct cvmx_pciercx_cfg030_s          cn52xx;
	struct cvmx_pciercx_cfg030_s          cn52xxp1;
	struct cvmx_pciercx_cfg030_s          cn56xx;
	struct cvmx_pciercx_cfg030_s          cn56xxp1;
	struct cvmx_pciercx_cfg030_s          cn63xx;
	struct cvmx_pciercx_cfg030_s          cn63xxp1;
};
typedef union cvmx_pciercx_cfg030 cvmx_pciercx_cfg030_t;

/**
 * cvmx_pcierc#_cfg031
 *
 * PCIE_CFG031 = Thirty-second 32-bits of PCIE type 1 config space
 * (Link Capabilities Register)
 */
union cvmx_pciercx_cfg031
{
	uint32_t u32;
	struct cvmx_pciercx_cfg031_s
	{
#if __BYTE_ORDER == __BIG_ENDIAN
	uint32_t pnum                         : 8;  /**< Port Number, writable through PEM(0..1)_CFG_WR
                                                         However, the application must not change this field. */
	uint32_t reserved_22_23               : 2;
	uint32_t lbnc                         : 1;  /**< Link Bandwith Notification Capability */
	uint32_t dllarc                       : 1;  /**< Data Link Layer Active Reporting Capable
                                                         Set to 1 for Root Complex devices and 0 for Endpoint devices. */
	uint32_t sderc                        : 1;  /**< Surprise Down Error Reporting Capable
                                                         Not supported, hardwired to 0x0. */
	uint32_t cpm                          : 1;  /**< Clock Power Management
                                                         The default value is the value you specify during hardware
                                                         configuration, writable through PEM(0..1)_CFG_WR.
                                                         However, the application must not change this field. */
	uint32_t l1el                         : 3;  /**< L1 Exit Latency
                                                         The default value is the value you specify during hardware
                                                         configuration, writable through PEM(0..1)_CFG_WR.
                                                         However, the application must not change this field. */
	uint32_t l0el                         : 3;  /**< L0s Exit Latency
                                                         The default value is the value you specify during hardware
                                                         configuration, writable through PEM(0..1)_CFG_WR.
                                                         However, the application must not change this field. */
	uint32_t aslpms                       : 2;  /**< Active State Link PM Support
                                                         The default value is the value you specify during hardware
                                                         configuration, writable through PEM(0..1)_CFG_WR.
                                                         However, the application must not change this field. */
	uint32_t mlw                          : 6;  /**< Maximum Link Width
                                                         The default value is the value you specify during hardware
                                                         configuration (x1, x4, x8, or x16), writable through PEM(0..1)_CFG_WR. */
	uint32_t mls                          : 4;  /**< Maximum Link Speed
                                                         The following values are accepted:
                                                         0001b: 2.5 GHz supported
                                                         0010b: 5.0 GHz and 2.5 GHz supported
                                                         This field is writable through PEM(0..1)_CFG_WR.
                                                         However, the application must not change this field. */
#else
	uint32_t mls                          : 4;
	uint32_t mlw                          : 6;
	uint32_t aslpms                       : 2;
	uint32_t l0el                         : 3;
	uint32_t l1el                         : 3;
	uint32_t cpm                          : 1;
	uint32_t sderc                        : 1;
	uint32_t dllarc                       : 1;
	uint32_t lbnc                         : 1;
	uint32_t reserved_22_23               : 2;
	uint32_t pnum                         : 8;
#endif
	} s;
	struct cvmx_pciercx_cfg031_s          cn52xx;
	struct cvmx_pciercx_cfg031_s          cn52xxp1;
	struct cvmx_pciercx_cfg031_s          cn56xx;
	struct cvmx_pciercx_cfg031_s          cn56xxp1;
	struct cvmx_pciercx_cfg031_s          cn63xx;
	struct cvmx_pciercx_cfg031_s          cn63xxp1;
};
typedef union cvmx_pciercx_cfg031 cvmx_pciercx_cfg031_t;

/**
 * cvmx_pcierc#_cfg032
 *
 * PCIE_CFG032 = Thirty-third 32-bits of PCIE type 1 config space
 * (Link Control Register/Link Status Register)
 */
union cvmx_pciercx_cfg032
{
	uint32_t u32;
	struct cvmx_pciercx_cfg032_s
	{
#if __BYTE_ORDER == __BIG_ENDIAN
	uint32_t lab                          : 1;  /**< Link Autonomous Bandwidth Status */
	uint32_t lbm                          : 1;  /**< Link Bandwidth Management Status */
	uint32_t dlla                         : 1;  /**< Data Link Layer Active */
	uint32_t scc                          : 1;  /**< Slot Clock Configuration
                                                         Indicates that the component uses the same physical reference
                                                         clock that the platform provides on the connector. The default
                                                         value is the value you select during hardware configuration,
                                                         writable through PEM(0..1)_CFG_WR.
                                                         However, the application must not change this field. */
	uint32_t lt                           : 1;  /**< Link Training */
	uint32_t reserved_26_26               : 1;
	uint32_t nlw                          : 6;  /**< Negotiated Link Width
                                                         Set automatically by hardware after Link initialization. */
	uint32_t ls                           : 4;  /**< Link Speed
                                                         The negotiated Link speed: 2.5 Gbps */
	uint32_t reserved_12_15               : 4;
	uint32_t lab_int_enb                  : 1;  /**< Link Autonomous Bandwidth Interrupt Enable
                                                         This interrupt is for Gen2 and is not supported. This bit should
                                                         always be written to zero. */
	uint32_t lbm_int_enb                  : 1;  /**< Link Bandwidth Management Interrupt Enable
                                                         This interrupt is for Gen2 and is not supported. This bit should
                                                         always be written to zero. */
	uint32_t hawd                         : 1;  /**< Hardware Autonomous Width Disable
                                                         (Not Supported) */
	uint32_t ecpm                         : 1;  /**< Enable Clock Power Management
                                                         Hardwired to 0 if Clock Power Management is disabled in
                                                         the Link Capabilities register. */
	uint32_t es                           : 1;  /**< Extended Synch */
	uint32_t ccc                          : 1;  /**< Common Clock Configuration */
	uint32_t rl                           : 1;  /**< Retrain Link */
	uint32_t ld                           : 1;  /**< Link Disable */
	uint32_t rcb                          : 1;  /**< Read Completion Boundary (RCB), writable through PEM(0..1)_CFG_WR
                                                         However, the application must not change this field
                                                         because an RCB of 64 bytes is not supported. */
	uint32_t reserved_2_2                 : 1;
	uint32_t aslpc                        : 2;  /**< Active State Link PM Control */
#else
	uint32_t aslpc                        : 2;
	uint32_t reserved_2_2                 : 1;
	uint32_t rcb                          : 1;
	uint32_t ld                           : 1;
	uint32_t rl                           : 1;
	uint32_t ccc                          : 1;
	uint32_t es                           : 1;
	uint32_t ecpm                         : 1;
	uint32_t hawd                         : 1;
	uint32_t lbm_int_enb                  : 1;
	uint32_t lab_int_enb                  : 1;
	uint32_t reserved_12_15               : 4;
	uint32_t ls                           : 4;
	uint32_t nlw                          : 6;
	uint32_t reserved_26_26               : 1;
	uint32_t lt                           : 1;
	uint32_t scc                          : 1;
	uint32_t dlla                         : 1;
	uint32_t lbm                          : 1;
	uint32_t lab                          : 1;
#endif
	} s;
	struct cvmx_pciercx_cfg032_s          cn52xx;
	struct cvmx_pciercx_cfg032_s          cn52xxp1;
	struct cvmx_pciercx_cfg032_s          cn56xx;
	struct cvmx_pciercx_cfg032_s          cn56xxp1;
	struct cvmx_pciercx_cfg032_s          cn63xx;
	struct cvmx_pciercx_cfg032_s          cn63xxp1;
};
typedef union cvmx_pciercx_cfg032 cvmx_pciercx_cfg032_t;

/**
 * cvmx_pcierc#_cfg033
 *
 * PCIE_CFG033 = Thirty-fourth 32-bits of PCIE type 1 config space
 * (Slot Capabilities Register)
 */
union cvmx_pciercx_cfg033
{
	uint32_t u32;
	struct cvmx_pciercx_cfg033_s
	{
#if __BYTE_ORDER == __BIG_ENDIAN
	uint32_t ps_num                       : 13; /**< Physical Slot Number, writable through PEM(0..1)_CFG_WR
                                                         However, the application must not change this field. */
	uint32_t nccs                         : 1;  /**< No Command Complete Support, writable through PEM(0..1)_CFG_WR
                                                         However, the application must not change this field. */
	uint32_t emip                         : 1;  /**< Electromechanical Interlock Present, writable through PEM(0..1)_CFG_WR
                                                         However, the application must not change this field. */
	uint32_t sp_ls                        : 2;  /**< Slot Power Limit Scale, writable through PEM(0..1)_CFG_WR. */
	uint32_t sp_lv                        : 8;  /**< Slot Power Limit Value, writable through PEM(0..1)_CFG_WR. */
	uint32_t hp_c                         : 1;  /**< Hot-Plug Capable, writable through PEM(0..1)_CFG_WR
                                                         However, the application must not change this field. */
	uint32_t hp_s                         : 1;  /**< Hot-Plug Surprise, writable through PEM(0..1)_CFG_WR
                                                         However, the application must not change this field. */
	uint32_t pip                          : 1;  /**< Power Indicator Present, writable through PEM(0..1)_CFG_WR
                                                         However, the application must not change this field. */
	uint32_t aip                          : 1;  /**< Attention Indicator Present, writable through PEM(0..1)_CFG_WR
                                                         However, the application must not change this field. */
	uint32_t mrlsp                        : 1;  /**< MRL Sensor Present, writable through PEM(0..1)_CFG_WR
                                                         However, the application must not change this field. */
	uint32_t pcp                          : 1;  /**< Power Controller Present, writable through PEM(0..1)_CFG_WR
                                                         However, the application must not change this field. */
	uint32_t abp                          : 1;  /**< Attention Button Present, writable through PEM(0..1)_CFG_WR
                                                         However, the application must not change this field. */
#else
	uint32_t abp                          : 1;
	uint32_t pcp                          : 1;
	uint32_t mrlsp                        : 1;
	uint32_t aip                          : 1;
	uint32_t pip                          : 1;
	uint32_t hp_s                         : 1;
	uint32_t hp_c                         : 1;
	uint32_t sp_lv                        : 8;
	uint32_t sp_ls                        : 2;
	uint32_t emip                         : 1;
	uint32_t nccs                         : 1;
	uint32_t ps_num                       : 13;
#endif
	} s;
	struct cvmx_pciercx_cfg033_s          cn52xx;
	struct cvmx_pciercx_cfg033_s          cn52xxp1;
	struct cvmx_pciercx_cfg033_s          cn56xx;
	struct cvmx_pciercx_cfg033_s          cn56xxp1;
	struct cvmx_pciercx_cfg033_s          cn63xx;
	struct cvmx_pciercx_cfg033_s          cn63xxp1;
};
typedef union cvmx_pciercx_cfg033 cvmx_pciercx_cfg033_t;

/**
 * cvmx_pcierc#_cfg034
 *
 * PCIE_CFG034 = Thirty-fifth 32-bits of PCIE type 1 config space
 * (Slot Control Register/Slot Status Register)
 */
union cvmx_pciercx_cfg034
{
	uint32_t u32;
	struct cvmx_pciercx_cfg034_s
	{
#if __BYTE_ORDER == __BIG_ENDIAN
	uint32_t reserved_25_31               : 7;
	uint32_t dlls_c                       : 1;  /**< Data Link Layer State Changed */
	uint32_t emis                         : 1;  /**< Electromechanical Interlock Status */
	uint32_t pds                          : 1;  /**< Presence Detect State */
	uint32_t mrlss                        : 1;  /**< MRL Sensor State */
	uint32_t ccint_d                      : 1;  /**< Command Completed */
	uint32_t pd_c                         : 1;  /**< Presence Detect Changed */
	uint32_t mrls_c                       : 1;  /**< MRL Sensor Changed */
	uint32_t pf_d                         : 1;  /**< Power Fault Detected */
	uint32_t abp_d                        : 1;  /**< Attention Button Pressed */
	uint32_t reserved_13_15               : 3;
	uint32_t dlls_en                      : 1;  /**< Data Link Layer State Changed Enable */
	uint32_t emic                         : 1;  /**< Electromechanical Interlock Control */
	uint32_t pcc                          : 1;  /**< Power Controller Control */
	uint32_t pic                          : 2;  /**< Power Indicator Control */
	uint32_t aic                          : 2;  /**< Attention Indicator Control */
	uint32_t hpint_en                     : 1;  /**< Hot-Plug Interrupt Enable */
	uint32_t ccint_en                     : 1;  /**< Command Completed Interrupt Enable */
	uint32_t pd_en                        : 1;  /**< Presence Detect Changed Enable */
	uint32_t mrls_en                      : 1;  /**< MRL Sensor Changed Enable */
	uint32_t pf_en                        : 1;  /**< Power Fault Detected Enable */
	uint32_t abp_en                       : 1;  /**< Attention Button Pressed Enable */
#else
	uint32_t abp_en                       : 1;
	uint32_t pf_en                        : 1;
	uint32_t mrls_en                      : 1;
	uint32_t pd_en                        : 1;
	uint32_t ccint_en                     : 1;
	uint32_t hpint_en                     : 1;
	uint32_t aic                          : 2;
	uint32_t pic                          : 2;
	uint32_t pcc                          : 1;
	uint32_t emic                         : 1;
	uint32_t dlls_en                      : 1;
	uint32_t reserved_13_15               : 3;
	uint32_t abp_d                        : 1;
	uint32_t pf_d                         : 1;
	uint32_t mrls_c                       : 1;
	uint32_t pd_c                         : 1;
	uint32_t ccint_d                      : 1;
	uint32_t mrlss                        : 1;
	uint32_t pds                          : 1;
	uint32_t emis                         : 1;
	uint32_t dlls_c                       : 1;
	uint32_t reserved_25_31               : 7;
#endif
	} s;
	struct cvmx_pciercx_cfg034_s          cn52xx;
	struct cvmx_pciercx_cfg034_s          cn52xxp1;
	struct cvmx_pciercx_cfg034_s          cn56xx;
	struct cvmx_pciercx_cfg034_s          cn56xxp1;
	struct cvmx_pciercx_cfg034_s          cn63xx;
	struct cvmx_pciercx_cfg034_s          cn63xxp1;
};
typedef union cvmx_pciercx_cfg034 cvmx_pciercx_cfg034_t;

/**
 * cvmx_pcierc#_cfg035
 *
 * PCIE_CFG035 = Thirty-sixth 32-bits of PCIE type 1 config space
 * (Root Control Register/Root Capabilities Register)
 */
union cvmx_pciercx_cfg035
{
	uint32_t u32;
	struct cvmx_pciercx_cfg035_s
	{
#if __BYTE_ORDER == __BIG_ENDIAN
	uint32_t reserved_17_31               : 15;
	uint32_t crssv                        : 1;  /**< CRS Software Visibility
                                                         Not supported, hardwired to 0x0. */
	uint32_t reserved_5_15                : 11;
	uint32_t crssve                       : 1;  /**< CRS Software Visibility Enable
                                                         Not supported, hardwired to 0x0. */
	uint32_t pmeie                        : 1;  /**< PME Interrupt Enable */
	uint32_t sefee                        : 1;  /**< System Error on Fatal Error Enable */
	uint32_t senfee                       : 1;  /**< System Error on Non-fatal Error Enable */
	uint32_t secee                        : 1;  /**< System Error on Correctable Error Enable */
#else
	uint32_t secee                        : 1;
	uint32_t senfee                       : 1;
	uint32_t sefee                        : 1;
	uint32_t pmeie                        : 1;
	uint32_t crssve                       : 1;
	uint32_t reserved_5_15                : 11;
	uint32_t crssv                        : 1;
	uint32_t reserved_17_31               : 15;
#endif
	} s;
	struct cvmx_pciercx_cfg035_s          cn52xx;
	struct cvmx_pciercx_cfg035_s          cn52xxp1;
	struct cvmx_pciercx_cfg035_s          cn56xx;
	struct cvmx_pciercx_cfg035_s          cn56xxp1;
	struct cvmx_pciercx_cfg035_s          cn63xx;
	struct cvmx_pciercx_cfg035_s          cn63xxp1;
};
typedef union cvmx_pciercx_cfg035 cvmx_pciercx_cfg035_t;

/**
 * cvmx_pcierc#_cfg036
 *
 * PCIE_CFG036 = Thirty-seventh 32-bits of PCIE type 1 config space
 * (Root Status Register)
 */
union cvmx_pciercx_cfg036
{
	uint32_t u32;
	struct cvmx_pciercx_cfg036_s
	{
#if __BYTE_ORDER == __BIG_ENDIAN
	uint32_t reserved_18_31               : 14;
	uint32_t pme_pend                     : 1;  /**< PME Pending */
	uint32_t pme_stat                     : 1;  /**< PME Status */
	uint32_t pme_rid                      : 16; /**< PME Requester ID */
#else
	uint32_t pme_rid                      : 16;
	uint32_t pme_stat                     : 1;
	uint32_t pme_pend                     : 1;
	uint32_t reserved_18_31               : 14;
#endif
	} s;
	struct cvmx_pciercx_cfg036_s          cn52xx;
	struct cvmx_pciercx_cfg036_s          cn52xxp1;
	struct cvmx_pciercx_cfg036_s          cn56xx;
	struct cvmx_pciercx_cfg036_s          cn56xxp1;
	struct cvmx_pciercx_cfg036_s          cn63xx;
	struct cvmx_pciercx_cfg036_s          cn63xxp1;
};
typedef union cvmx_pciercx_cfg036 cvmx_pciercx_cfg036_t;

/**
 * cvmx_pcierc#_cfg037
 *
 * PCIE_CFG037 = Thirty-eighth 32-bits of PCIE type 1 config space
 * (Device Capabilities 2 Register)
 */
union cvmx_pciercx_cfg037
{
	uint32_t u32;
	struct cvmx_pciercx_cfg037_s
	{
#if __BYTE_ORDER == __BIG_ENDIAN
	uint32_t reserved_5_31                : 27;
	uint32_t ctds                         : 1;  /**< Completion Timeout Disable Supported */
	uint32_t ctrs                         : 4;  /**< Completion Timeout Ranges Supported
                                                         Value of 0 indicates that Completion Timeout Programming
                                                         is not supported
                                                         Completion timeout is 16.7ms. */
#else
	uint32_t ctrs                         : 4;
	uint32_t ctds                         : 1;
	uint32_t reserved_5_31                : 27;
#endif
	} s;
	struct cvmx_pciercx_cfg037_s          cn52xx;
	struct cvmx_pciercx_cfg037_s          cn52xxp1;
	struct cvmx_pciercx_cfg037_s          cn56xx;
	struct cvmx_pciercx_cfg037_s          cn56xxp1;
	struct cvmx_pciercx_cfg037_s          cn63xx;
	struct cvmx_pciercx_cfg037_s          cn63xxp1;
};
typedef union cvmx_pciercx_cfg037 cvmx_pciercx_cfg037_t;

/**
 * cvmx_pcierc#_cfg038
 *
 * PCIE_CFG038 = Thirty-ninth 32-bits of PCIE type 1 config space
 * (Device Control 2 Register)
 */
union cvmx_pciercx_cfg038
{
	uint32_t u32;
	struct cvmx_pciercx_cfg038_s
	{
#if __BYTE_ORDER == __BIG_ENDIAN
	uint32_t reserved_5_31                : 27;
	uint32_t ctd                          : 1;  /**< Completion Timeout Disable */
	uint32_t ctv                          : 4;  /**< Completion Timeout Value
                                                         Completion Timeout Programming is not supported
                                                         Completion timeout is 16.7ms. */
#else
	uint32_t ctv                          : 4;
	uint32_t ctd                          : 1;
	uint32_t reserved_5_31                : 27;
#endif
	} s;
	struct cvmx_pciercx_cfg038_s          cn52xx;
	struct cvmx_pciercx_cfg038_s          cn52xxp1;
	struct cvmx_pciercx_cfg038_s          cn56xx;
	struct cvmx_pciercx_cfg038_s          cn56xxp1;
	struct cvmx_pciercx_cfg038_s          cn63xx;
	struct cvmx_pciercx_cfg038_s          cn63xxp1;
};
typedef union cvmx_pciercx_cfg038 cvmx_pciercx_cfg038_t;

/**
 * cvmx_pcierc#_cfg039
 *
 * PCIE_CFG039 = Fourtieth 32-bits of PCIE type 1 config space
 * (Link Capabilities 2 Register)
 */
union cvmx_pciercx_cfg039
{
	uint32_t u32;
	struct cvmx_pciercx_cfg039_s
	{
#if __BYTE_ORDER == __BIG_ENDIAN
	uint32_t reserved_0_31                : 32;
#else
	uint32_t reserved_0_31                : 32;
#endif
	} s;
	struct cvmx_pciercx_cfg039_s          cn52xx;
	struct cvmx_pciercx_cfg039_s          cn52xxp1;
	struct cvmx_pciercx_cfg039_s          cn56xx;
	struct cvmx_pciercx_cfg039_s          cn56xxp1;
	struct cvmx_pciercx_cfg039_s          cn63xx;
	struct cvmx_pciercx_cfg039_s          cn63xxp1;
};
typedef union cvmx_pciercx_cfg039 cvmx_pciercx_cfg039_t;

/**
 * cvmx_pcierc#_cfg040
 *
 * PCIE_CFG040 = Fourty-first 32-bits of PCIE type 1 config space
 * (Link Control 2 Register/Link Status 2 Register)
 */
union cvmx_pciercx_cfg040
{
	uint32_t u32;
	struct cvmx_pciercx_cfg040_s
	{
#if __BYTE_ORDER == __BIG_ENDIAN
	uint32_t reserved_17_31               : 15;
	uint32_t cdl                          : 1;  /**< Current De-emphasis Level
                                                         When the Link is operating at 5 GT/s speed, this bit
                                                         reflects the level of de-emphasis. Encodings:
                                                          1b: -3.5 dB
                                                          0b: -6 dB
                                                         Note: The value in this bit is undefined when the Link is
                                                         operating at 2.5 GT/s speed */
	uint32_t reserved_13_15               : 3;
	uint32_t cde                          : 1;  /**< Compliance De-emphasis
                                                         This bit sets the de-emphasis level in Polling. Compliance
                                                         state if the entry occurred due to the Tx Compliance
                                                         Receive bit being 1b. Encodings:
                                                          1b: -3.5 dB
                                                          0b: -6 dB
                                                         Note: When the Link is operating at 2.5 GT/s, the setting
                                                         of this bit has no effect. */
	uint32_t csos                         : 1;  /**< Compliance SOS
                                                         When set to 1b, the LTSSM is required to send SKP
                                                         Ordered Sets periodically in between the (modified)
                                                         compliance patterns.
                                                         Note: When the Link is operating at 2.5 GT/s, the setting
                                                         of this bit has no effect. */
	uint32_t emc                          : 1;  /**< Enter Modified Compliance
                                                         When this bit is set to 1b, the device transmits a modified
                                                         compliance pattern if the LTSSM enters Polling.
                                                         Compliance state. */
	uint32_t tm                           : 3;  /**< Transmit Margin
                                                         This field controls the value of the non-de-emphasized
                                                         voltage level at the Transmitter pins:
                                                          - 000: 800-1200 mV for full swing 400-600 mV for half-swing
                                                          - 001-010: values must be monotonic with a non-zero slope
                                                          - 011: 200-400 mV for full-swing and 100-200 mV for halfswing
                                                          - 100-111: reserved
                                                         This field is reset to 000b on entry to the LTSSM Polling.
                                                         Compliance substate.
                                                         When operating in 5.0 GT/s mode with full swing, the
                                                         de-emphasis ratio must be maintained within +/- 1 dB
                                                         from the specification-defined operational value
                                                         either -3.5 or -6 dB). */
	uint32_t sde                          : 1;  /**< Selectable De-emphasis
                                                         When the Link is operating at 5.0 GT/s speed, selects the
                                                         level of de-emphasis:
                                                         - 1: -3.5 dB
                                                         - 0: -6 dB
                                                         When the Link is operating at 2.5 GT/s speed, the setting
                                                         of this bit has no effect. */
	uint32_t hasd                         : 1;  /**< Hardware Autonomous Speed Disable
                                                         When asserted, the
                                                         application must disable hardware from changing the Link
                                                         speed for device-specific reasons other than attempting to
                                                         correct unreliable Link operation by reducing Link speed.
                                                         Initial transition to the highest supported common link
                                                         speed is not blocked by this signal. */
	uint32_t ec                           : 1;  /**< Enter Compliance
                                                         Software is permitted to force a link to enter Compliance
                                                         mode at the speed indicated in the Target Link Speed
                                                         field by setting this bit to 1b in both components on a link
                                                         and then initiating a hot reset on the link. */
	uint32_t tls                          : 4;  /**< Target Link Speed
                                                         For Downstream ports, this field sets an upper limit on link
                                                         operational speed by restricting the values advertised by
                                                         the upstream component in its training sequences:
                                                           - 0001: 2.5Gb/s Target Link Speed
                                                           - 0010: 5Gb/s Target Link Speed
                                                         All other encodings are reserved.
                                                         If a value is written to this field that does not correspond to
                                                         a speed included in the Supported Link Speeds field, the
                                                         result is undefined.
                                                         For both Upstream and Downstream ports, this field is
                                                         used to set the target compliance mode speed when
                                                         software is using the Enter Compliance bit to force a link
                                                         into compliance mode.
                                                         Out of reset this will have a value of 1 or 2 which is
                                                         selected by qlmCfgx[1]. */
#else
	uint32_t tls                          : 4;
	uint32_t ec                           : 1;
	uint32_t hasd                         : 1;
	uint32_t sde                          : 1;
	uint32_t tm                           : 3;
	uint32_t emc                          : 1;
	uint32_t csos                         : 1;
	uint32_t cde                          : 1;
	uint32_t reserved_13_15               : 3;
	uint32_t cdl                          : 1;
	uint32_t reserved_17_31               : 15;
#endif
	} s;
	struct cvmx_pciercx_cfg040_cn52xx
	{
#if __BYTE_ORDER == __BIG_ENDIAN
	uint32_t reserved_0_31                : 32;
#else
	uint32_t reserved_0_31                : 32;
#endif
	} cn52xx;
	struct cvmx_pciercx_cfg040_cn52xx     cn52xxp1;
	struct cvmx_pciercx_cfg040_cn52xx     cn56xx;
	struct cvmx_pciercx_cfg040_cn52xx     cn56xxp1;
	struct cvmx_pciercx_cfg040_s          cn63xx;
	struct cvmx_pciercx_cfg040_s          cn63xxp1;
};
typedef union cvmx_pciercx_cfg040 cvmx_pciercx_cfg040_t;

/**
 * cvmx_pcierc#_cfg041
 *
 * PCIE_CFG041 = Fourty-second 32-bits of PCIE type 1 config space
 * (Slot Capabilities 2 Register)
 */
union cvmx_pciercx_cfg041
{
	uint32_t u32;
	struct cvmx_pciercx_cfg041_s
	{
#if __BYTE_ORDER == __BIG_ENDIAN
	uint32_t reserved_0_31                : 32;
#else
	uint32_t reserved_0_31                : 32;
#endif
	} s;
	struct cvmx_pciercx_cfg041_s          cn52xx;
	struct cvmx_pciercx_cfg041_s          cn52xxp1;
	struct cvmx_pciercx_cfg041_s          cn56xx;
	struct cvmx_pciercx_cfg041_s          cn56xxp1;
	struct cvmx_pciercx_cfg041_s          cn63xx;
	struct cvmx_pciercx_cfg041_s          cn63xxp1;
};
typedef union cvmx_pciercx_cfg041 cvmx_pciercx_cfg041_t;

/**
 * cvmx_pcierc#_cfg042
 *
 * PCIE_CFG042 = Fourty-third 32-bits of PCIE type 1 config space
 * (Slot Control 2 Register/Slot Status 2 Register)
 */
union cvmx_pciercx_cfg042
{
	uint32_t u32;
	struct cvmx_pciercx_cfg042_s
	{
#if __BYTE_ORDER == __BIG_ENDIAN
	uint32_t reserved_0_31                : 32;
#else
	uint32_t reserved_0_31                : 32;
#endif
	} s;
	struct cvmx_pciercx_cfg042_s          cn52xx;
	struct cvmx_pciercx_cfg042_s          cn52xxp1;
	struct cvmx_pciercx_cfg042_s          cn56xx;
	struct cvmx_pciercx_cfg042_s          cn56xxp1;
	struct cvmx_pciercx_cfg042_s          cn63xx;
	struct cvmx_pciercx_cfg042_s          cn63xxp1;
};
typedef union cvmx_pciercx_cfg042 cvmx_pciercx_cfg042_t;

/**
 * cvmx_pcierc#_cfg064
 *
 * PCIE_CFG064 = Sixty-fifth 32-bits of PCIE type 1 config space
 * (PCI Express Enhanced Capability Header)
 */
union cvmx_pciercx_cfg064
{
	uint32_t u32;
	struct cvmx_pciercx_cfg064_s
	{
#if __BYTE_ORDER == __BIG_ENDIAN
	uint32_t nco                          : 12; /**< Next Capability Offset */
	uint32_t cv                           : 4;  /**< Capability Version */
	uint32_t pcieec                       : 16; /**< PCIE Express Extended Capability */
#else
	uint32_t pcieec                       : 16;
	uint32_t cv                           : 4;
	uint32_t nco                          : 12;
#endif
	} s;
	struct cvmx_pciercx_cfg064_s          cn52xx;
	struct cvmx_pciercx_cfg064_s          cn52xxp1;
	struct cvmx_pciercx_cfg064_s          cn56xx;
	struct cvmx_pciercx_cfg064_s          cn56xxp1;
	struct cvmx_pciercx_cfg064_s          cn63xx;
	struct cvmx_pciercx_cfg064_s          cn63xxp1;
};
typedef union cvmx_pciercx_cfg064 cvmx_pciercx_cfg064_t;

/**
 * cvmx_pcierc#_cfg065
 *
 * PCIE_CFG065 = Sixty-sixth 32-bits of PCIE type 1 config space
 * (Uncorrectable Error Status Register)
 */
union cvmx_pciercx_cfg065
{
	uint32_t u32;
	struct cvmx_pciercx_cfg065_s
	{
#if __BYTE_ORDER == __BIG_ENDIAN
	uint32_t reserved_21_31               : 11;
	uint32_t ures                         : 1;  /**< Unsupported Request Error Status */
	uint32_t ecrces                       : 1;  /**< ECRC Error Status */
	uint32_t mtlps                        : 1;  /**< Malformed TLP Status */
	uint32_t ros                          : 1;  /**< Receiver Overflow Status */
	uint32_t ucs                          : 1;  /**< Unexpected Completion Status */
	uint32_t cas                          : 1;  /**< Completer Abort Status */
	uint32_t cts                          : 1;  /**< Completion Timeout Status */
	uint32_t fcpes                        : 1;  /**< Flow Control Protocol Error Status */
	uint32_t ptlps                        : 1;  /**< Poisoned TLP Status */
	uint32_t reserved_6_11                : 6;
	uint32_t sdes                         : 1;  /**< Surprise Down Error Status (not supported) */
	uint32_t dlpes                        : 1;  /**< Data Link Protocol Error Status */
	uint32_t reserved_0_3                 : 4;
#else
	uint32_t reserved_0_3                 : 4;
	uint32_t dlpes                        : 1;
	uint32_t sdes                         : 1;
	uint32_t reserved_6_11                : 6;
	uint32_t ptlps                        : 1;
	uint32_t fcpes                        : 1;
	uint32_t cts                          : 1;
	uint32_t cas                          : 1;
	uint32_t ucs                          : 1;
	uint32_t ros                          : 1;
	uint32_t mtlps                        : 1;
	uint32_t ecrces                       : 1;
	uint32_t ures                         : 1;
	uint32_t reserved_21_31               : 11;
#endif
	} s;
	struct cvmx_pciercx_cfg065_s          cn52xx;
	struct cvmx_pciercx_cfg065_s          cn52xxp1;
	struct cvmx_pciercx_cfg065_s          cn56xx;
	struct cvmx_pciercx_cfg065_s          cn56xxp1;
	struct cvmx_pciercx_cfg065_s          cn63xx;
	struct cvmx_pciercx_cfg065_s          cn63xxp1;
};
typedef union cvmx_pciercx_cfg065 cvmx_pciercx_cfg065_t;

/**
 * cvmx_pcierc#_cfg066
 *
 * PCIE_CFG066 = Sixty-seventh 32-bits of PCIE type 1 config space
 * (Uncorrectable Error Mask Register)
 */
union cvmx_pciercx_cfg066
{
	uint32_t u32;
	struct cvmx_pciercx_cfg066_s
	{
#if __BYTE_ORDER == __BIG_ENDIAN
	uint32_t reserved_21_31               : 11;
	uint32_t urem                         : 1;  /**< Unsupported Request Error Mask */
	uint32_t ecrcem                       : 1;  /**< ECRC Error Mask */
	uint32_t mtlpm                        : 1;  /**< Malformed TLP Mask */
	uint32_t rom                          : 1;  /**< Receiver Overflow Mask */
	uint32_t ucm                          : 1;  /**< Unexpected Completion Mask */
	uint32_t cam                          : 1;  /**< Completer Abort Mask */
	uint32_t ctm                          : 1;  /**< Completion Timeout Mask */
	uint32_t fcpem                        : 1;  /**< Flow Control Protocol Error Mask */
	uint32_t ptlpm                        : 1;  /**< Poisoned TLP Mask */
	uint32_t reserved_6_11                : 6;
	uint32_t sdem                         : 1;  /**< Surprise Down Error Mask (not supported) */
	uint32_t dlpem                        : 1;  /**< Data Link Protocol Error Mask */
	uint32_t reserved_0_3                 : 4;
#else
	uint32_t reserved_0_3                 : 4;
	uint32_t dlpem                        : 1;
	uint32_t sdem                         : 1;
	uint32_t reserved_6_11                : 6;
	uint32_t ptlpm                        : 1;
	uint32_t fcpem                        : 1;
	uint32_t ctm                          : 1;
	uint32_t cam                          : 1;
	uint32_t ucm                          : 1;
	uint32_t rom                          : 1;
	uint32_t mtlpm                        : 1;
	uint32_t ecrcem                       : 1;
	uint32_t urem                         : 1;
	uint32_t reserved_21_31               : 11;
#endif
	} s;
	struct cvmx_pciercx_cfg066_s          cn52xx;
	struct cvmx_pciercx_cfg066_s          cn52xxp1;
	struct cvmx_pciercx_cfg066_s          cn56xx;
	struct cvmx_pciercx_cfg066_s          cn56xxp1;
	struct cvmx_pciercx_cfg066_s          cn63xx;
	struct cvmx_pciercx_cfg066_s          cn63xxp1;
};
typedef union cvmx_pciercx_cfg066 cvmx_pciercx_cfg066_t;

/**
 * cvmx_pcierc#_cfg067
 *
 * PCIE_CFG067 = Sixty-eighth 32-bits of PCIE type 1 config space
 * (Uncorrectable Error Severity Register)
 */
union cvmx_pciercx_cfg067
{
	uint32_t u32;
	struct cvmx_pciercx_cfg067_s
	{
#if __BYTE_ORDER == __BIG_ENDIAN
	uint32_t reserved_21_31               : 11;
	uint32_t ures                         : 1;  /**< Unsupported Request Error Severity */
	uint32_t ecrces                       : 1;  /**< ECRC Error Severity */
	uint32_t mtlps                        : 1;  /**< Malformed TLP Severity */
	uint32_t ros                          : 1;  /**< Receiver Overflow Severity */
	uint32_t ucs                          : 1;  /**< Unexpected Completion Severity */
	uint32_t cas                          : 1;  /**< Completer Abort Severity */
	uint32_t cts                          : 1;  /**< Completion Timeout Severity */
	uint32_t fcpes                        : 1;  /**< Flow Control Protocol Error Severity */
	uint32_t ptlps                        : 1;  /**< Poisoned TLP Severity */
	uint32_t reserved_6_11                : 6;
	uint32_t sdes                         : 1;  /**< Surprise Down Error Severity (not supported) */
	uint32_t dlpes                        : 1;  /**< Data Link Protocol Error Severity */
	uint32_t reserved_0_3                 : 4;
#else
	uint32_t reserved_0_3                 : 4;
	uint32_t dlpes                        : 1;
	uint32_t sdes                         : 1;
	uint32_t reserved_6_11                : 6;
	uint32_t ptlps                        : 1;
	uint32_t fcpes                        : 1;
	uint32_t cts                          : 1;
	uint32_t cas                          : 1;
	uint32_t ucs                          : 1;
	uint32_t ros                          : 1;
	uint32_t mtlps                        : 1;
	uint32_t ecrces                       : 1;
	uint32_t ures                         : 1;
	uint32_t reserved_21_31               : 11;
#endif
	} s;
	struct cvmx_pciercx_cfg067_s          cn52xx;
	struct cvmx_pciercx_cfg067_s          cn52xxp1;
	struct cvmx_pciercx_cfg067_s          cn56xx;
	struct cvmx_pciercx_cfg067_s          cn56xxp1;
	struct cvmx_pciercx_cfg067_s          cn63xx;
	struct cvmx_pciercx_cfg067_s          cn63xxp1;
};
typedef union cvmx_pciercx_cfg067 cvmx_pciercx_cfg067_t;

/**
 * cvmx_pcierc#_cfg068
 *
 * PCIE_CFG068 = Sixty-ninth 32-bits of PCIE type 1 config space
 * (Correctable Error Status Register)
 */
union cvmx_pciercx_cfg068
{
	uint32_t u32;
	struct cvmx_pciercx_cfg068_s
	{
#if __BYTE_ORDER == __BIG_ENDIAN
	uint32_t reserved_14_31               : 18;
	uint32_t anfes                        : 1;  /**< Advisory Non-Fatal Error Status */
	uint32_t rtts                         : 1;  /**< Replay Timer Timeout Status */
	uint32_t reserved_9_11                : 3;
	uint32_t rnrs                         : 1;  /**< REPLAY_NUM Rollover Status */
	uint32_t bdllps                       : 1;  /**< Bad DLLP Status */
	uint32_t btlps                        : 1;  /**< Bad TLP Status */
	uint32_t reserved_1_5                 : 5;
	uint32_t res                          : 1;  /**< Receiver Error Status */
#else
	uint32_t res                          : 1;
	uint32_t reserved_1_5                 : 5;
	uint32_t btlps                        : 1;
	uint32_t bdllps                       : 1;
	uint32_t rnrs                         : 1;
	uint32_t reserved_9_11                : 3;
	uint32_t rtts                         : 1;
	uint32_t anfes                        : 1;
	uint32_t reserved_14_31               : 18;
#endif
	} s;
	struct cvmx_pciercx_cfg068_s          cn52xx;
	struct cvmx_pciercx_cfg068_s          cn52xxp1;
	struct cvmx_pciercx_cfg068_s          cn56xx;
	struct cvmx_pciercx_cfg068_s          cn56xxp1;
	struct cvmx_pciercx_cfg068_s          cn63xx;
	struct cvmx_pciercx_cfg068_s          cn63xxp1;
};
typedef union cvmx_pciercx_cfg068 cvmx_pciercx_cfg068_t;

/**
 * cvmx_pcierc#_cfg069
 *
 * PCIE_CFG069 = Seventieth 32-bits of PCIE type 1 config space
 * (Correctable Error Mask Register)
 */
union cvmx_pciercx_cfg069
{
	uint32_t u32;
	struct cvmx_pciercx_cfg069_s
	{
#if __BYTE_ORDER == __BIG_ENDIAN
	uint32_t reserved_14_31               : 18;
	uint32_t anfem                        : 1;  /**< Advisory Non-Fatal Error Mask */
	uint32_t rttm                         : 1;  /**< Replay Timer Timeout Mask */
	uint32_t reserved_9_11                : 3;
	uint32_t rnrm                         : 1;  /**< REPLAY_NUM Rollover Mask */
	uint32_t bdllpm                       : 1;  /**< Bad DLLP Mask */
	uint32_t btlpm                        : 1;  /**< Bad TLP Mask */
	uint32_t reserved_1_5                 : 5;
	uint32_t rem                          : 1;  /**< Receiver Error Mask */
#else
	uint32_t rem                          : 1;
	uint32_t reserved_1_5                 : 5;
	uint32_t btlpm                        : 1;
	uint32_t bdllpm                       : 1;
	uint32_t rnrm                         : 1;
	uint32_t reserved_9_11                : 3;
	uint32_t rttm                         : 1;
	uint32_t anfem                        : 1;
	uint32_t reserved_14_31               : 18;
#endif
	} s;
	struct cvmx_pciercx_cfg069_s          cn52xx;
	struct cvmx_pciercx_cfg069_s          cn52xxp1;
	struct cvmx_pciercx_cfg069_s          cn56xx;
	struct cvmx_pciercx_cfg069_s          cn56xxp1;
	struct cvmx_pciercx_cfg069_s          cn63xx;
	struct cvmx_pciercx_cfg069_s          cn63xxp1;
};
typedef union cvmx_pciercx_cfg069 cvmx_pciercx_cfg069_t;

/**
 * cvmx_pcierc#_cfg070
 *
 * PCIE_CFG070 = Seventy-first 32-bits of PCIE type 1 config space
 * (Advanced Capabilities and Control Register)
 */
union cvmx_pciercx_cfg070
{
	uint32_t u32;
	struct cvmx_pciercx_cfg070_s
	{
#if __BYTE_ORDER == __BIG_ENDIAN
	uint32_t reserved_9_31                : 23;
	uint32_t ce                           : 1;  /**< ECRC Check Enable */
	uint32_t cc                           : 1;  /**< ECRC Check Capable */
	uint32_t ge                           : 1;  /**< ECRC Generation Enable */
	uint32_t gc                           : 1;  /**< ECRC Generation Capability */
	uint32_t fep                          : 5;  /**< First Error Pointer */
#else
	uint32_t fep                          : 5;
	uint32_t gc                           : 1;
	uint32_t ge                           : 1;
	uint32_t cc                           : 1;
	uint32_t ce                           : 1;
	uint32_t reserved_9_31                : 23;
#endif
	} s;
	struct cvmx_pciercx_cfg070_s          cn52xx;
	struct cvmx_pciercx_cfg070_s          cn52xxp1;
	struct cvmx_pciercx_cfg070_s          cn56xx;
	struct cvmx_pciercx_cfg070_s          cn56xxp1;
	struct cvmx_pciercx_cfg070_s          cn63xx;
	struct cvmx_pciercx_cfg070_s          cn63xxp1;
};
typedef union cvmx_pciercx_cfg070 cvmx_pciercx_cfg070_t;

/**
 * cvmx_pcierc#_cfg071
 *
 * PCIE_CFG071 = Seventy-second 32-bits of PCIE type 1 config space
 *                  (Header Log Register 1)
 *
 * The Header Log registers collect the header for the TLP corresponding to a detected error.
 */
union cvmx_pciercx_cfg071
{
	uint32_t u32;
	struct cvmx_pciercx_cfg071_s
	{
#if __BYTE_ORDER == __BIG_ENDIAN
	uint32_t dword1                       : 32; /**< Header Log Register (first DWORD) */
#else
	uint32_t dword1                       : 32;
#endif
	} s;
	struct cvmx_pciercx_cfg071_s          cn52xx;
	struct cvmx_pciercx_cfg071_s          cn52xxp1;
	struct cvmx_pciercx_cfg071_s          cn56xx;
	struct cvmx_pciercx_cfg071_s          cn56xxp1;
	struct cvmx_pciercx_cfg071_s          cn63xx;
	struct cvmx_pciercx_cfg071_s          cn63xxp1;
};
typedef union cvmx_pciercx_cfg071 cvmx_pciercx_cfg071_t;

/**
 * cvmx_pcierc#_cfg072
 *
 * PCIE_CFG072 = Seventy-third 32-bits of PCIE type 1 config space
 *                  (Header Log Register 2)
 *
 * The Header Log registers collect the header for the TLP corresponding to a detected error.
 */
union cvmx_pciercx_cfg072
{
	uint32_t u32;
	struct cvmx_pciercx_cfg072_s
	{
#if __BYTE_ORDER == __BIG_ENDIAN
	uint32_t dword2                       : 32; /**< Header Log Register (second DWORD) */
#else
	uint32_t dword2                       : 32;
#endif
	} s;
	struct cvmx_pciercx_cfg072_s          cn52xx;
	struct cvmx_pciercx_cfg072_s          cn52xxp1;
	struct cvmx_pciercx_cfg072_s          cn56xx;
	struct cvmx_pciercx_cfg072_s          cn56xxp1;
	struct cvmx_pciercx_cfg072_s          cn63xx;
	struct cvmx_pciercx_cfg072_s          cn63xxp1;
};
typedef union cvmx_pciercx_cfg072 cvmx_pciercx_cfg072_t;

/**
 * cvmx_pcierc#_cfg073
 *
 * PCIE_CFG073 = Seventy-fourth 32-bits of PCIE type 1 config space
 *                  (Header Log Register 3)
 *
 * The Header Log registers collect the header for the TLP corresponding to a detected error.
 */
union cvmx_pciercx_cfg073
{
	uint32_t u32;
	struct cvmx_pciercx_cfg073_s
	{
#if __BYTE_ORDER == __BIG_ENDIAN
	uint32_t dword3                       : 32; /**< Header Log Register (third DWORD) */
#else
	uint32_t dword3                       : 32;
#endif
	} s;
	struct cvmx_pciercx_cfg073_s          cn52xx;
	struct cvmx_pciercx_cfg073_s          cn52xxp1;
	struct cvmx_pciercx_cfg073_s          cn56xx;
	struct cvmx_pciercx_cfg073_s          cn56xxp1;
	struct cvmx_pciercx_cfg073_s          cn63xx;
	struct cvmx_pciercx_cfg073_s          cn63xxp1;
};
typedef union cvmx_pciercx_cfg073 cvmx_pciercx_cfg073_t;

/**
 * cvmx_pcierc#_cfg074
 *
 * PCIE_CFG074 = Seventy-fifth 32-bits of PCIE type 1 config space
 *                  (Header Log Register 4)
 *
 * The Header Log registers collect the header for the TLP corresponding to a detected error.
 */
union cvmx_pciercx_cfg074
{
	uint32_t u32;
	struct cvmx_pciercx_cfg074_s
	{
#if __BYTE_ORDER == __BIG_ENDIAN
	uint32_t dword4                       : 32; /**< Header Log Register (fourth DWORD) */
#else
	uint32_t dword4                       : 32;
#endif
	} s;
	struct cvmx_pciercx_cfg074_s          cn52xx;
	struct cvmx_pciercx_cfg074_s          cn52xxp1;
	struct cvmx_pciercx_cfg074_s          cn56xx;
	struct cvmx_pciercx_cfg074_s          cn56xxp1;
	struct cvmx_pciercx_cfg074_s          cn63xx;
	struct cvmx_pciercx_cfg074_s          cn63xxp1;
};
typedef union cvmx_pciercx_cfg074 cvmx_pciercx_cfg074_t;

/**
 * cvmx_pcierc#_cfg075
 *
 * PCIE_CFG075 = Seventy-sixth 32-bits of PCIE type 1 config space
 * (Root Error Command Register)
 */
union cvmx_pciercx_cfg075
{
	uint32_t u32;
	struct cvmx_pciercx_cfg075_s
	{
#if __BYTE_ORDER == __BIG_ENDIAN
	uint32_t reserved_3_31                : 29;
	uint32_t fere                         : 1;  /**< Fatal Error Reporting Enable */
	uint32_t nfere                        : 1;  /**< Non-Fatal Error Reporting Enable */
	uint32_t cere                         : 1;  /**< Correctable Error Reporting Enable */
#else
	uint32_t cere                         : 1;
	uint32_t nfere                        : 1;
	uint32_t fere                         : 1;
	uint32_t reserved_3_31                : 29;
#endif
	} s;
	struct cvmx_pciercx_cfg075_s          cn52xx;
	struct cvmx_pciercx_cfg075_s          cn52xxp1;
	struct cvmx_pciercx_cfg075_s          cn56xx;
	struct cvmx_pciercx_cfg075_s          cn56xxp1;
	struct cvmx_pciercx_cfg075_s          cn63xx;
	struct cvmx_pciercx_cfg075_s          cn63xxp1;
};
typedef union cvmx_pciercx_cfg075 cvmx_pciercx_cfg075_t;

/**
 * cvmx_pcierc#_cfg076
 *
 * PCIE_CFG076 = Seventy-seventh 32-bits of PCIE type 1 config space
 * (Root Error Status Register)
 */
union cvmx_pciercx_cfg076
{
	uint32_t u32;
	struct cvmx_pciercx_cfg076_s
	{
#if __BYTE_ORDER == __BIG_ENDIAN
	uint32_t aeimn                        : 5;  /**< Advanced Error Interrupt Message Number,
                                                         writable through PEM(0..1)_CFG_WR */
	uint32_t reserved_7_26                : 20;
	uint32_t femr                         : 1;  /**< Fatal Error Messages Received */
	uint32_t nfemr                        : 1;  /**< Non-Fatal Error Messages Received */
	uint32_t fuf                          : 1;  /**< First Uncorrectable Fatal */
	uint32_t multi_efnfr                  : 1;  /**< Multiple ERR_FATAL/NONFATAL Received */
	uint32_t efnfr                        : 1;  /**< ERR_FATAL/NONFATAL Received */
	uint32_t multi_ecr                    : 1;  /**< Multiple ERR_COR Received */
	uint32_t ecr                          : 1;  /**< ERR_COR Received */
#else
	uint32_t ecr                          : 1;
	uint32_t multi_ecr                    : 1;
	uint32_t efnfr                        : 1;
	uint32_t multi_efnfr                  : 1;
	uint32_t fuf                          : 1;
	uint32_t nfemr                        : 1;
	uint32_t femr                         : 1;
	uint32_t reserved_7_26                : 20;
	uint32_t aeimn                        : 5;
#endif
	} s;
	struct cvmx_pciercx_cfg076_s          cn52xx;
	struct cvmx_pciercx_cfg076_s          cn52xxp1;
	struct cvmx_pciercx_cfg076_s          cn56xx;
	struct cvmx_pciercx_cfg076_s          cn56xxp1;
	struct cvmx_pciercx_cfg076_s          cn63xx;
	struct cvmx_pciercx_cfg076_s          cn63xxp1;
};
typedef union cvmx_pciercx_cfg076 cvmx_pciercx_cfg076_t;

/**
 * cvmx_pcierc#_cfg077
 *
 * PCIE_CFG077 = Seventy-eighth 32-bits of PCIE type 1 config space
 * (Error Source Identification Register)
 */
union cvmx_pciercx_cfg077
{
	uint32_t u32;
	struct cvmx_pciercx_cfg077_s
	{
#if __BYTE_ORDER == __BIG_ENDIAN
	uint32_t efnfsi                       : 16; /**< ERR_FATAL/NONFATAL Source Identification */
	uint32_t ecsi                         : 16; /**< ERR_COR Source Identification */
#else
	uint32_t ecsi                         : 16;
	uint32_t efnfsi                       : 16;
#endif
	} s;
	struct cvmx_pciercx_cfg077_s          cn52xx;
	struct cvmx_pciercx_cfg077_s          cn52xxp1;
	struct cvmx_pciercx_cfg077_s          cn56xx;
	struct cvmx_pciercx_cfg077_s          cn56xxp1;
	struct cvmx_pciercx_cfg077_s          cn63xx;
	struct cvmx_pciercx_cfg077_s          cn63xxp1;
};
typedef union cvmx_pciercx_cfg077 cvmx_pciercx_cfg077_t;

/**
 * cvmx_pcierc#_cfg448
 *
 * PCIE_CFG448 = Four hundred forty-ninth 32-bits of PCIE type 1 config space
 * (Ack Latency Timer and Replay Timer Register)
 */
union cvmx_pciercx_cfg448
{
	uint32_t u32;
	struct cvmx_pciercx_cfg448_s
	{
#if __BYTE_ORDER == __BIG_ENDIAN
	uint32_t rtl                          : 16; /**< Replay Time Limit
                                                         The replay timer expires when it reaches this limit. The PCI
                                                         Express bus initiates a replay upon reception of a Nak or when
                                                         the replay timer expires.
                                                         The default is then updated based on the Negotiated Link Width
                                                         and Max_Payload_Size. */
	uint32_t rtltl                        : 16; /**< Round Trip Latency Time Limit
                                                         The Ack/Nak latency timer expires when it reaches this limit.
                                                         The default is then updated based on the Negotiated Link Width
                                                         and Max_Payload_Size. */
#else
	uint32_t rtltl                        : 16;
	uint32_t rtl                          : 16;
#endif
	} s;
	struct cvmx_pciercx_cfg448_s          cn52xx;
	struct cvmx_pciercx_cfg448_s          cn52xxp1;
	struct cvmx_pciercx_cfg448_s          cn56xx;
	struct cvmx_pciercx_cfg448_s          cn56xxp1;
	struct cvmx_pciercx_cfg448_s          cn63xx;
	struct cvmx_pciercx_cfg448_s          cn63xxp1;
};
typedef union cvmx_pciercx_cfg448 cvmx_pciercx_cfg448_t;

/**
 * cvmx_pcierc#_cfg449
 *
 * PCIE_CFG449 = Four hundred fiftieth 32-bits of PCIE type 1 config space
 * (Other Message Register)
 */
union cvmx_pciercx_cfg449
{
	uint32_t u32;
	struct cvmx_pciercx_cfg449_s
	{
#if __BYTE_ORDER == __BIG_ENDIAN
	uint32_t omr                          : 32; /**< Other Message Register
                                                         This register can be used for either of the following purposes:
                                                         o To send a specific PCI Express Message, the application
                                                           writes the payload of the Message into this register, then
                                                           sets bit 0 of the Port Link Control Register to send the
                                                           Message.
                                                         o To store a corruption pattern for corrupting the LCRC on all
                                                           TLPs, the application places a 32-bit corruption pattern into
                                                           this register and enables this function by setting bit 25 of
                                                           the Port Link Control Register. When enabled, the transmit
                                                           LCRC result is XOR'd with this pattern before inserting
                                                           it into the packet. */
#else
	uint32_t omr                          : 32;
#endif
	} s;
	struct cvmx_pciercx_cfg449_s          cn52xx;
	struct cvmx_pciercx_cfg449_s          cn52xxp1;
	struct cvmx_pciercx_cfg449_s          cn56xx;
	struct cvmx_pciercx_cfg449_s          cn56xxp1;
	struct cvmx_pciercx_cfg449_s          cn63xx;
	struct cvmx_pciercx_cfg449_s          cn63xxp1;
};
typedef union cvmx_pciercx_cfg449 cvmx_pciercx_cfg449_t;

/**
 * cvmx_pcierc#_cfg450
 *
 * PCIE_CFG450 = Four hundred fifty-first 32-bits of PCIE type 1 config space
 * (Port Force Link Register)
 */
union cvmx_pciercx_cfg450
{
	uint32_t u32;
	struct cvmx_pciercx_cfg450_s
	{
#if __BYTE_ORDER == __BIG_ENDIAN
	uint32_t lpec                         : 8;  /**< Low Power Entrance Count
                                                         The Power Management state will wait for this many clock cycles
                                                         for the associated completion of a CfgWr to PCIE_CFG017 register
                                                         Power State (PS) field register to go low-power. This register
                                                         is intended for applications that do not let the PCI Express
                                                         bus handle a completion for configuration request to the
                                                         Power Management Control and Status (PCIE_CFG017) register. */
	uint32_t reserved_22_23               : 2;
	uint32_t link_state                   : 6;  /**< Link State
                                                         The Link state that the PCI Express Bus will be forced to
                                                         when bit 15 (Force Link) is set.
                                                         State encoding:
                                                         o DETECT_QUIET              00h
                                                         o DETECT_ACT                01h
                                                         o POLL_ACTIVE               02h
                                                         o POLL_COMPLIANCE           03h
                                                         o POLL_CONFIG               04h
                                                         o PRE_DETECT_QUIET          05h
                                                         o DETECT_WAIT               06h
                                                         o CFG_LINKWD_START          07h
                                                         o CFG_LINKWD_ACEPT          08h
                                                         o CFG_LANENUM_WAIT          09h
                                                         o CFG_LANENUM_ACEPT         0Ah
                                                         o CFG_COMPLETE              0Bh
                                                         o CFG_IDLE                  0Ch
                                                         o RCVRY_LOCK                0Dh
                                                         o RCVRY_SPEED               0Eh
                                                         o RCVRY_RCVRCFG             0Fh
                                                         o RCVRY_IDLE                10h
                                                         o L0                        11h
                                                         o L0S                       12h
                                                         o L123_SEND_EIDLE           13h
                                                         o L1_IDLE                   14h
                                                         o L2_IDLE                   15h
                                                         o L2_WAKE                   16h
                                                         o DISABLED_ENTRY            17h
                                                         o DISABLED_IDLE             18h
                                                         o DISABLED                  19h
                                                         o LPBK_ENTRY                1Ah
                                                         o LPBK_ACTIVE               1Bh
                                                         o LPBK_EXIT                 1Ch
                                                         o LPBK_EXIT_TIMEOUT         1Dh
                                                         o HOT_RESET_ENTRY           1Eh
                                                         o HOT_RESET                 1Fh */
	uint32_t force_link                   : 1;  /**< Force Link
                                                         Forces the Link to the state specified by the Link State field.
                                                         The Force Link pulse will trigger Link re-negotiation.
                                                         * As the The Force Link is a pulse, writing a 1 to it does
                                                           trigger the forced link state event, even thought reading it
                                                           always returns a 0. */
	uint32_t reserved_8_14                : 7;
	uint32_t link_num                     : 8;  /**< Link Number */
#else
	uint32_t link_num                     : 8;
	uint32_t reserved_8_14                : 7;
	uint32_t force_link                   : 1;
	uint32_t link_state                   : 6;
	uint32_t reserved_22_23               : 2;
	uint32_t lpec                         : 8;
#endif
	} s;
	struct cvmx_pciercx_cfg450_s          cn52xx;
	struct cvmx_pciercx_cfg450_s          cn52xxp1;
	struct cvmx_pciercx_cfg450_s          cn56xx;
	struct cvmx_pciercx_cfg450_s          cn56xxp1;
	struct cvmx_pciercx_cfg450_s          cn63xx;
	struct cvmx_pciercx_cfg450_s          cn63xxp1;
};
typedef union cvmx_pciercx_cfg450 cvmx_pciercx_cfg450_t;

/**
 * cvmx_pcierc#_cfg451
 *
 * PCIE_CFG451 = Four hundred fifty-second 32-bits of PCIE type 1 config space
 * (Ack Frequency Register)
 */
union cvmx_pciercx_cfg451
{
	uint32_t u32;
	struct cvmx_pciercx_cfg451_s
	{
#if __BYTE_ORDER == __BIG_ENDIAN
	uint32_t reserved_30_31               : 2;
	uint32_t l1el                         : 3;  /**< L1 Entrance Latency
                                                         Values correspond to:
                                                         o 000: 1 ms
                                                         o 001: 2 ms
                                                         o 010: 4 ms
                                                         o 011: 8 ms
                                                         o 100: 16 ms
                                                         o 101: 32 ms
                                                         o 110 or 111: 64 ms */
	uint32_t l0el                         : 3;  /**< L0s Entrance Latency
                                                         Values correspond to:
                                                         o 000: 1 ms
                                                         o 001: 2 ms
                                                         o 010: 3 ms
                                                         o 011: 4 ms
                                                         o 100: 5 ms
                                                         o 101: 6 ms
                                                         o 110 or 111: 7 ms */
	uint32_t n_fts_cc                     : 8;  /**< N_FTS when common clock is used.
                                                         The number of Fast Training Sequence ordered sets to be
                                                         transmitted when transitioning from L0s to L0. The maximum
                                                         number of FTS ordered-sets that a component can request is 255.
                                                          Note: The core does not support a value of zero; a value of
                                                                zero can cause the LTSSM to go into the recovery state
                                                                when exiting from L0s. */
	uint32_t n_fts                        : 8;  /**< N_FTS
                                                         The number of Fast Training Sequence ordered sets to be
                                                         transmitted when transitioning from L0s to L0. The maximum
                                                         number of FTS ordered-sets that a component can request is 255.
                                                         Note: The core does not support a value of zero; a value of
                                                               zero can cause the LTSSM to go into the recovery state
                                                               when exiting from L0s. */
	uint32_t ack_freq                     : 8;  /**< Ack Frequency
                                                         The number of pending Ack's specified here (up to 255) before
                                                         sending an Ack. */
#else
	uint32_t ack_freq                     : 8;
	uint32_t n_fts                        : 8;
	uint32_t n_fts_cc                     : 8;
	uint32_t l0el                         : 3;
	uint32_t l1el                         : 3;
	uint32_t reserved_30_31               : 2;
#endif
	} s;
	struct cvmx_pciercx_cfg451_s          cn52xx;
	struct cvmx_pciercx_cfg451_s          cn52xxp1;
	struct cvmx_pciercx_cfg451_s          cn56xx;
	struct cvmx_pciercx_cfg451_s          cn56xxp1;
	struct cvmx_pciercx_cfg451_s          cn63xx;
	struct cvmx_pciercx_cfg451_s          cn63xxp1;
};
typedef union cvmx_pciercx_cfg451 cvmx_pciercx_cfg451_t;

/**
 * cvmx_pcierc#_cfg452
 *
 * PCIE_CFG452 = Four hundred fifty-third 32-bits of PCIE type 1 config space
 * (Port Link Control Register)
 */
union cvmx_pciercx_cfg452
{
	uint32_t u32;
	struct cvmx_pciercx_cfg452_s
	{
#if __BYTE_ORDER == __BIG_ENDIAN
	uint32_t reserved_26_31               : 6;
	uint32_t eccrc                        : 1;  /**< Enable Corrupted CRC
                                                         Causes corrupt LCRC for TLPs when set,
                                                         using the pattern contained in the Other Message register.
                                                         This is a test feature, not to be used in normal operation. */
	uint32_t reserved_22_24               : 3;
	uint32_t lme                          : 6;  /**< Link Mode Enable
                                                         o 000001: x1
                                                         o 000011: x2
                                                         o 000111: x4
                                                         o 001111: x8  (not supported)
                                                         o 011111: x16 (not supported)
                                                         o 111111: x32 (not supported)
                                                         This field indicates the MAXIMUM number of lanes supported
                                                         by the PCIe port. The value can be set less than 0x7
                                                         to limit the number of lanes the PCIe will attempt to use.
                                                         The programming of this field needs to be done by SW BEFORE
                                                         enabling the link. See also MLW.
                                                         (Note: The value of this field does NOT indicate the number
                                                          of lanes in use by the PCIe. LME sets the max number of lanes
                                                          in the PCIe core that COULD be used. As per the PCIe specs,
                                                          the PCIe core can negotiate a smaller link width, so all
                                                          of x4, x2, and x1 are supported when LME=0x7,
                                                          for example.) */
	uint32_t reserved_8_15                : 8;
	uint32_t flm                          : 1;  /**< Fast Link Mode
                                                         Sets all internal timers to fast mode for simulation purposes. */
	uint32_t reserved_6_6                 : 1;
	uint32_t dllle                        : 1;  /**< DLL Link Enable
                                                         Enables Link initialization. If DLL Link Enable = 0, the PCI
                                                         Express bus does not transmit InitFC DLLPs and does not
                                                         establish a Link. */
	uint32_t reserved_4_4                 : 1;
	uint32_t ra                           : 1;  /**< Reset Assert
                                                         Triggers a recovery and forces the LTSSM to the Hot Reset
                                                         state (downstream port only). */
	uint32_t le                           : 1;  /**< Loopback Enable
                                                         Initiate loopback mode as a master. On a 0->1 transition,
                                                         the PCIe core sends TS ordered sets with the loopback bit set
                                                         to cause the link partner to enter into loopback mode as a
                                                         slave. Normal transmission is not possible when LE=1. To exit
                                                         loopback mode, take the link through a reset sequence. */
	uint32_t sd                           : 1;  /**< Scramble Disable
                                                         Turns off data scrambling. */
	uint32_t omr                          : 1;  /**< Other Message Request
                                                         When software writes a `1' to this bit, the PCI Express bus
                                                         transmits the Message contained in the Other Message register. */
#else
	uint32_t omr                          : 1;
	uint32_t sd                           : 1;
	uint32_t le                           : 1;
	uint32_t ra                           : 1;
	uint32_t reserved_4_4                 : 1;
	uint32_t dllle                        : 1;
	uint32_t reserved_6_6                 : 1;
	uint32_t flm                          : 1;
	uint32_t reserved_8_15                : 8;
	uint32_t lme                          : 6;
	uint32_t reserved_22_24               : 3;
	uint32_t eccrc                        : 1;
	uint32_t reserved_26_31               : 6;
#endif
	} s;
	struct cvmx_pciercx_cfg452_s          cn52xx;
	struct cvmx_pciercx_cfg452_s          cn52xxp1;
	struct cvmx_pciercx_cfg452_s          cn56xx;
	struct cvmx_pciercx_cfg452_s          cn56xxp1;
	struct cvmx_pciercx_cfg452_s          cn63xx;
	struct cvmx_pciercx_cfg452_s          cn63xxp1;
};
typedef union cvmx_pciercx_cfg452 cvmx_pciercx_cfg452_t;

/**
 * cvmx_pcierc#_cfg453
 *
 * PCIE_CFG453 = Four hundred fifty-fourth 32-bits of PCIE type 1 config space
 * (Lane Skew Register)
 */
union cvmx_pciercx_cfg453
{
	uint32_t u32;
	struct cvmx_pciercx_cfg453_s
	{
#if __BYTE_ORDER == __BIG_ENDIAN
	uint32_t dlld                         : 1;  /**< Disable Lane-to-Lane Deskew
                                                         Disables the internal Lane-to-Lane deskew logic. */
	uint32_t reserved_26_30               : 5;
	uint32_t ack_nak                      : 1;  /**< Ack/Nak Disable
                                                         Prevents the PCI Express bus from sending Ack and Nak DLLPs. */
	uint32_t fcd                          : 1;  /**< Flow Control Disable
                                                         Prevents the PCI Express bus from sending FC DLLPs. */
	uint32_t ilst                         : 24; /**< Insert Lane Skew for Transmit (not supported for x16)
                                                         Causes skew between lanes for test purposes. There are three
                                                         bits per Lane. The value is in units of one symbol time. For
                                                         example, the value 010b for a Lane forces a skew of two symbol
                                                         times for that Lane. The maximum skew value for any Lane is 5
                                                         symbol times. */
#else
	uint32_t ilst                         : 24;
	uint32_t fcd                          : 1;
	uint32_t ack_nak                      : 1;
	uint32_t reserved_26_30               : 5;
	uint32_t dlld                         : 1;
#endif
	} s;
	struct cvmx_pciercx_cfg453_s          cn52xx;
	struct cvmx_pciercx_cfg453_s          cn52xxp1;
	struct cvmx_pciercx_cfg453_s          cn56xx;
	struct cvmx_pciercx_cfg453_s          cn56xxp1;
	struct cvmx_pciercx_cfg453_s          cn63xx;
	struct cvmx_pciercx_cfg453_s          cn63xxp1;
};
typedef union cvmx_pciercx_cfg453 cvmx_pciercx_cfg453_t;

/**
 * cvmx_pcierc#_cfg454
 *
 * PCIE_CFG454 = Four hundred fifty-fifth 32-bits of PCIE type 1 config space
 * (Symbol Number Register)
 */
union cvmx_pciercx_cfg454
{
	uint32_t u32;
	struct cvmx_pciercx_cfg454_s
	{
#if __BYTE_ORDER == __BIG_ENDIAN
	uint32_t reserved_29_31               : 3;
	uint32_t tmfcwt                       : 5;  /**< Timer Modifier for Flow Control Watchdog Timer
                                                         Increases the timer value for the Flow Control watchdog timer,
                                                         in increments of 16 clock cycles. */
	uint32_t tmanlt                       : 5;  /**< Timer Modifier for Ack/Nak Latency Timer
                                                         Increases the timer value for the Ack/Nak latency timer, in
                                                         increments of 64 clock cycles. */
	uint32_t tmrt                         : 5;  /**< Timer Modifier for Replay Timer
                                                         Increases the timer value for the replay timer, in increments
                                                         of 64 clock cycles. */
	uint32_t reserved_11_13               : 3;
	uint32_t nskps                        : 3;  /**< Number of SKP Symbols */
	uint32_t reserved_4_7                 : 4;
	uint32_t ntss                         : 4;  /**< Number of TS Symbols
                                                         Sets the number of TS identifier symbols that are sent in TS1
                                                         and TS2 ordered sets. */
#else
	uint32_t ntss                         : 4;
	uint32_t reserved_4_7                 : 4;
	uint32_t nskps                        : 3;
	uint32_t reserved_11_13               : 3;
	uint32_t tmrt                         : 5;
	uint32_t tmanlt                       : 5;
	uint32_t tmfcwt                       : 5;
	uint32_t reserved_29_31               : 3;
#endif
	} s;
	struct cvmx_pciercx_cfg454_s          cn52xx;
	struct cvmx_pciercx_cfg454_s          cn52xxp1;
	struct cvmx_pciercx_cfg454_s          cn56xx;
	struct cvmx_pciercx_cfg454_s          cn56xxp1;
	struct cvmx_pciercx_cfg454_s          cn63xx;
	struct cvmx_pciercx_cfg454_s          cn63xxp1;
};
typedef union cvmx_pciercx_cfg454 cvmx_pciercx_cfg454_t;

/**
 * cvmx_pcierc#_cfg455
 *
 * PCIE_CFG455 = Four hundred fifty-sixth 32-bits of PCIE type 1 config space
 * (Symbol Timer Register/Filter Mask Register 1)
 */
union cvmx_pciercx_cfg455
{
	uint32_t u32;
	struct cvmx_pciercx_cfg455_s
	{
#if __BYTE_ORDER == __BIG_ENDIAN
	uint32_t m_cfg0_filt                  : 1;  /**< Mask filtering of received Configuration Requests (RC mode only) */
	uint32_t m_io_filt                    : 1;  /**< Mask filtering of received I/O Requests (RC mode only) */
	uint32_t msg_ctrl                     : 1;  /**< Message Control
                                                         The application must not change this field. */
	uint32_t m_cpl_ecrc_filt              : 1;  /**< Mask ECRC error filtering for Completions */
	uint32_t m_ecrc_filt                  : 1;  /**< Mask ECRC error filtering */
	uint32_t m_cpl_len_err                : 1;  /**< Mask Length mismatch error for received Completions */
	uint32_t m_cpl_attr_err               : 1;  /**< Mask Attributes mismatch error for received Completions */
	uint32_t m_cpl_tc_err                 : 1;  /**< Mask Traffic Class mismatch error for received Completions */
	uint32_t m_cpl_fun_err                : 1;  /**< Mask function mismatch error for received Completions */
	uint32_t m_cpl_rid_err                : 1;  /**< Mask Requester ID mismatch error for received Completions */
	uint32_t m_cpl_tag_err                : 1;  /**< Mask Tag error rules for received Completions */
	uint32_t m_lk_filt                    : 1;  /**< Mask Locked Request filtering */
	uint32_t m_cfg1_filt                  : 1;  /**< Mask Type 1 Configuration Request filtering */
	uint32_t m_bar_match                  : 1;  /**< Mask BAR match filtering */
	uint32_t m_pois_filt                  : 1;  /**< Mask poisoned TLP filtering */
	uint32_t m_fun                        : 1;  /**< Mask function */
	uint32_t dfcwt                        : 1;  /**< Disable FC Watchdog Timer */
	uint32_t reserved_11_14               : 4;
	uint32_t skpiv                        : 11; /**< SKP Interval Value */
#else
	uint32_t skpiv                        : 11;
	uint32_t reserved_11_14               : 4;
	uint32_t dfcwt                        : 1;
	uint32_t m_fun                        : 1;
	uint32_t m_pois_filt                  : 1;
	uint32_t m_bar_match                  : 1;
	uint32_t m_cfg1_filt                  : 1;
	uint32_t m_lk_filt                    : 1;
	uint32_t m_cpl_tag_err                : 1;
	uint32_t m_cpl_rid_err                : 1;
	uint32_t m_cpl_fun_err                : 1;
	uint32_t m_cpl_tc_err                 : 1;
	uint32_t m_cpl_attr_err               : 1;
	uint32_t m_cpl_len_err                : 1;
	uint32_t m_ecrc_filt                  : 1;
	uint32_t m_cpl_ecrc_filt              : 1;
	uint32_t msg_ctrl                     : 1;
	uint32_t m_io_filt                    : 1;
	uint32_t m_cfg0_filt                  : 1;
#endif
	} s;
	struct cvmx_pciercx_cfg455_s          cn52xx;
	struct cvmx_pciercx_cfg455_s          cn52xxp1;
	struct cvmx_pciercx_cfg455_s          cn56xx;
	struct cvmx_pciercx_cfg455_s          cn56xxp1;
	struct cvmx_pciercx_cfg455_s          cn63xx;
	struct cvmx_pciercx_cfg455_s          cn63xxp1;
};
typedef union cvmx_pciercx_cfg455 cvmx_pciercx_cfg455_t;

/**
 * cvmx_pcierc#_cfg456
 *
 * PCIE_CFG456 = Four hundred fifty-seventh 32-bits of PCIE type 1 config space
 * (Filter Mask Register 2)
 */
union cvmx_pciercx_cfg456
{
	uint32_t u32;
	struct cvmx_pciercx_cfg456_s
	{
#if __BYTE_ORDER == __BIG_ENDIAN
	uint32_t reserved_2_31                : 30;
	uint32_t m_vend1_drp                  : 1;  /**< Mask Vendor MSG Type 1 dropped silently */
	uint32_t m_vend0_drp                  : 1;  /**< Mask Vendor MSG Type 0 dropped with UR error reporting. */
#else
	uint32_t m_vend0_drp                  : 1;
	uint32_t m_vend1_drp                  : 1;
	uint32_t reserved_2_31                : 30;
#endif
	} s;
	struct cvmx_pciercx_cfg456_s          cn52xx;
	struct cvmx_pciercx_cfg456_s          cn52xxp1;
	struct cvmx_pciercx_cfg456_s          cn56xx;
	struct cvmx_pciercx_cfg456_s          cn56xxp1;
	struct cvmx_pciercx_cfg456_s          cn63xx;
	struct cvmx_pciercx_cfg456_s          cn63xxp1;
};
typedef union cvmx_pciercx_cfg456 cvmx_pciercx_cfg456_t;

/**
 * cvmx_pcierc#_cfg458
 *
 * PCIE_CFG458 = Four hundred fifty-ninth 32-bits of PCIE type 1 config space
 * (Debug Register 0)
 */
union cvmx_pciercx_cfg458
{
	uint32_t u32;
	struct cvmx_pciercx_cfg458_s
	{
#if __BYTE_ORDER == __BIG_ENDIAN
	uint32_t dbg_info_l32                 : 32; /**< The value on cxpl_debug_info[31:0]. */
#else
	uint32_t dbg_info_l32                 : 32;
#endif
	} s;
	struct cvmx_pciercx_cfg458_s          cn52xx;
	struct cvmx_pciercx_cfg458_s          cn52xxp1;
	struct cvmx_pciercx_cfg458_s          cn56xx;
	struct cvmx_pciercx_cfg458_s          cn56xxp1;
	struct cvmx_pciercx_cfg458_s          cn63xx;
	struct cvmx_pciercx_cfg458_s          cn63xxp1;
};
typedef union cvmx_pciercx_cfg458 cvmx_pciercx_cfg458_t;

/**
 * cvmx_pcierc#_cfg459
 *
 * PCIE_CFG459 = Four hundred sixtieth 32-bits of PCIE type 1 config space
 * (Debug Register 1)
 */
union cvmx_pciercx_cfg459
{
	uint32_t u32;
	struct cvmx_pciercx_cfg459_s
	{
#if __BYTE_ORDER == __BIG_ENDIAN
	uint32_t dbg_info_u32                 : 32; /**< The value on cxpl_debug_info[63:32]. */
#else
	uint32_t dbg_info_u32                 : 32;
#endif
	} s;
	struct cvmx_pciercx_cfg459_s          cn52xx;
	struct cvmx_pciercx_cfg459_s          cn52xxp1;
	struct cvmx_pciercx_cfg459_s          cn56xx;
	struct cvmx_pciercx_cfg459_s          cn56xxp1;
	struct cvmx_pciercx_cfg459_s          cn63xx;
	struct cvmx_pciercx_cfg459_s          cn63xxp1;
};
typedef union cvmx_pciercx_cfg459 cvmx_pciercx_cfg459_t;

/**
 * cvmx_pcierc#_cfg460
 *
 * PCIE_CFG460 = Four hundred sixty-first 32-bits of PCIE type 1 config space
 * (Transmit Posted FC Credit Status)
 */
union cvmx_pciercx_cfg460
{
	uint32_t u32;
	struct cvmx_pciercx_cfg460_s
	{
#if __BYTE_ORDER == __BIG_ENDIAN
	uint32_t reserved_20_31               : 12;
	uint32_t tphfcc                       : 8;  /**< Transmit Posted Header FC Credits
                                                         The Posted Header credits advertised by the receiver at the
                                                         other end of the Link, updated with each UpdateFC DLLP. */
	uint32_t tpdfcc                       : 12; /**< Transmit Posted Data FC Credits
                                                         The Posted Data credits advertised by the receiver at the other
                                                         end of the Link, updated with each UpdateFC DLLP. */
#else
	uint32_t tpdfcc                       : 12;
	uint32_t tphfcc                       : 8;
	uint32_t reserved_20_31               : 12;
#endif
	} s;
	struct cvmx_pciercx_cfg460_s          cn52xx;
	struct cvmx_pciercx_cfg460_s          cn52xxp1;
	struct cvmx_pciercx_cfg460_s          cn56xx;
	struct cvmx_pciercx_cfg460_s          cn56xxp1;
	struct cvmx_pciercx_cfg460_s          cn63xx;
	struct cvmx_pciercx_cfg460_s          cn63xxp1;
};
typedef union cvmx_pciercx_cfg460 cvmx_pciercx_cfg460_t;

/**
 * cvmx_pcierc#_cfg461
 *
 * PCIE_CFG461 = Four hundred sixty-second 32-bits of PCIE type 1 config space
 * (Transmit Non-Posted FC Credit Status)
 */
union cvmx_pciercx_cfg461
{
	uint32_t u32;
	struct cvmx_pciercx_cfg461_s
	{
#if __BYTE_ORDER == __BIG_ENDIAN
	uint32_t reserved_20_31               : 12;
	uint32_t tchfcc                       : 8;  /**< Transmit Non-Posted Header FC Credits
                                                         The Non-Posted Header credits advertised by the receiver at the
                                                         other end of the Link, updated with each UpdateFC DLLP. */
	uint32_t tcdfcc                       : 12; /**< Transmit Non-Posted Data FC Credits
                                                         The Non-Posted Data credits advertised by the receiver at the
                                                         other end of the Link, updated with each UpdateFC DLLP. */
#else
	uint32_t tcdfcc                       : 12;
	uint32_t tchfcc                       : 8;
	uint32_t reserved_20_31               : 12;
#endif
	} s;
	struct cvmx_pciercx_cfg461_s          cn52xx;
	struct cvmx_pciercx_cfg461_s          cn52xxp1;
	struct cvmx_pciercx_cfg461_s          cn56xx;
	struct cvmx_pciercx_cfg461_s          cn56xxp1;
	struct cvmx_pciercx_cfg461_s          cn63xx;
	struct cvmx_pciercx_cfg461_s          cn63xxp1;
};
typedef union cvmx_pciercx_cfg461 cvmx_pciercx_cfg461_t;

/**
 * cvmx_pcierc#_cfg462
 *
 * PCIE_CFG462 = Four hundred sixty-third 32-bits of PCIE type 1 config space
 * (Transmit Completion FC Credit Status )
 */
union cvmx_pciercx_cfg462
{
	uint32_t u32;
	struct cvmx_pciercx_cfg462_s
	{
#if __BYTE_ORDER == __BIG_ENDIAN
	uint32_t reserved_20_31               : 12;
	uint32_t tchfcc                       : 8;  /**< Transmit Completion Header FC Credits
                                                         The Completion Header credits advertised by the receiver at the
                                                         other end of the Link, updated with each UpdateFC DLLP. */
	uint32_t tcdfcc                       : 12; /**< Transmit Completion Data FC Credits
                                                         The Completion Data credits advertised by the receiver at the
                                                         other end of the Link, updated with each UpdateFC DLLP. */
#else
	uint32_t tcdfcc                       : 12;
	uint32_t tchfcc                       : 8;
	uint32_t reserved_20_31               : 12;
#endif
	} s;
	struct cvmx_pciercx_cfg462_s          cn52xx;
	struct cvmx_pciercx_cfg462_s          cn52xxp1;
	struct cvmx_pciercx_cfg462_s          cn56xx;
	struct cvmx_pciercx_cfg462_s          cn56xxp1;
	struct cvmx_pciercx_cfg462_s          cn63xx;
	struct cvmx_pciercx_cfg462_s          cn63xxp1;
};
typedef union cvmx_pciercx_cfg462 cvmx_pciercx_cfg462_t;

/**
 * cvmx_pcierc#_cfg463
 *
 * PCIE_CFG463 = Four hundred sixty-fourth 32-bits of PCIE type 1 config space
 * (Queue Status)
 */
union cvmx_pciercx_cfg463
{
	uint32_t u32;
	struct cvmx_pciercx_cfg463_s
	{
#if __BYTE_ORDER == __BIG_ENDIAN
	uint32_t reserved_3_31                : 29;
	uint32_t rqne                         : 1;  /**< Received Queue Not Empty
                                                         Indicates there is data in one or more of the receive buffers. */
	uint32_t trbne                        : 1;  /**< Transmit Retry Buffer Not Empty
                                                         Indicates that there is data in the transmit retry buffer. */
	uint32_t rtlpfccnr                    : 1;  /**< Received TLP FC Credits Not Returned
                                                         Indicates that the PCI Express bus has sent a TLP but has not
                                                         yet received an UpdateFC DLLP indicating that the credits for
                                                         that TLP have been restored by the receiver at the other end of
                                                         the Link. */
#else
	uint32_t rtlpfccnr                    : 1;
	uint32_t trbne                        : 1;
	uint32_t rqne                         : 1;
	uint32_t reserved_3_31                : 29;
#endif
	} s;
	struct cvmx_pciercx_cfg463_s          cn52xx;
	struct cvmx_pciercx_cfg463_s          cn52xxp1;
	struct cvmx_pciercx_cfg463_s          cn56xx;
	struct cvmx_pciercx_cfg463_s          cn56xxp1;
	struct cvmx_pciercx_cfg463_s          cn63xx;
	struct cvmx_pciercx_cfg463_s          cn63xxp1;
};
typedef union cvmx_pciercx_cfg463 cvmx_pciercx_cfg463_t;

/**
 * cvmx_pcierc#_cfg464
 *
 * PCIE_CFG464 = Four hundred sixty-fifth 32-bits of PCIE type 1 config space
 * (VC Transmit Arbitration Register 1)
 */
union cvmx_pciercx_cfg464
{
	uint32_t u32;
	struct cvmx_pciercx_cfg464_s
	{
#if __BYTE_ORDER == __BIG_ENDIAN
	uint32_t wrr_vc3                      : 8;  /**< WRR Weight for VC3 */
	uint32_t wrr_vc2                      : 8;  /**< WRR Weight for VC2 */
	uint32_t wrr_vc1                      : 8;  /**< WRR Weight for VC1 */
	uint32_t wrr_vc0                      : 8;  /**< WRR Weight for VC0 */
#else
	uint32_t wrr_vc0                      : 8;
	uint32_t wrr_vc1                      : 8;
	uint32_t wrr_vc2                      : 8;
	uint32_t wrr_vc3                      : 8;
#endif
	} s;
	struct cvmx_pciercx_cfg464_s          cn52xx;
	struct cvmx_pciercx_cfg464_s          cn52xxp1;
	struct cvmx_pciercx_cfg464_s          cn56xx;
	struct cvmx_pciercx_cfg464_s          cn56xxp1;
	struct cvmx_pciercx_cfg464_s          cn63xx;
	struct cvmx_pciercx_cfg464_s          cn63xxp1;
};
typedef union cvmx_pciercx_cfg464 cvmx_pciercx_cfg464_t;

/**
 * cvmx_pcierc#_cfg465
 *
 * PCIE_CFG465 = Four hundred sixty-sixth 32-bits of config space
 * (VC Transmit Arbitration Register 2)
 */
union cvmx_pciercx_cfg465
{
	uint32_t u32;
	struct cvmx_pciercx_cfg465_s
	{
#if __BYTE_ORDER == __BIG_ENDIAN
	uint32_t wrr_vc7                      : 8;  /**< WRR Weight for VC7 */
	uint32_t wrr_vc6                      : 8;  /**< WRR Weight for VC6 */
	uint32_t wrr_vc5                      : 8;  /**< WRR Weight for VC5 */
	uint32_t wrr_vc4                      : 8;  /**< WRR Weight for VC4 */
#else
	uint32_t wrr_vc4                      : 8;
	uint32_t wrr_vc5                      : 8;
	uint32_t wrr_vc6                      : 8;
	uint32_t wrr_vc7                      : 8;
#endif
	} s;
	struct cvmx_pciercx_cfg465_s          cn52xx;
	struct cvmx_pciercx_cfg465_s          cn52xxp1;
	struct cvmx_pciercx_cfg465_s          cn56xx;
	struct cvmx_pciercx_cfg465_s          cn56xxp1;
	struct cvmx_pciercx_cfg465_s          cn63xx;
	struct cvmx_pciercx_cfg465_s          cn63xxp1;
};
typedef union cvmx_pciercx_cfg465 cvmx_pciercx_cfg465_t;

/**
 * cvmx_pcierc#_cfg466
 *
 * PCIE_CFG466 = Four hundred sixty-seventh 32-bits of PCIE type 1 config space
 * (VC0 Posted Receive Queue Control)
 */
union cvmx_pciercx_cfg466
{
	uint32_t u32;
	struct cvmx_pciercx_cfg466_s
	{
#if __BYTE_ORDER == __BIG_ENDIAN
	uint32_t rx_queue_order               : 1;  /**< VC Ordering for Receive Queues
                                                         Determines the VC ordering rule for the receive queues, used
                                                         only in the segmented-buffer configuration,
                                                         writable through PEM(0..1)_CFG_WR:
                                                         o 1: Strict ordering, higher numbered VCs have higher priority
                                                         o 0: Round robin
                                                         However, the application must not change this field. */
	uint32_t type_ordering                : 1;  /**< TLP Type Ordering for VC0
                                                         Determines the TLP type ordering rule for VC0 receive queues,
                                                         used only in the segmented-buffer configuration, writable
                                                         through PEM(0..1)_CFG_WR:
                                                         o 1: Ordering of received TLPs follows the rules in
                                                              PCI Express Base Specification
                                                         o 0: Strict ordering for received TLPs: Posted, then
                                                              Completion, then Non-Posted
                                                         However, the application must not change this field. */
	uint32_t reserved_24_29               : 6;
	uint32_t queue_mode                   : 3;  /**< VC0 Posted TLP Queue Mode
                                                         The operating mode of the Posted receive queue for VC0, used
                                                         only in the segmented-buffer configuration, writable through
                                                         PEM(0..1)_CFG_WR.
                                                         However, the application must not change this field.
                                                         Only one bit can be set at a time:
                                                         o Bit 23: Bypass
                                                         o Bit 22: Cut-through
                                                         o Bit 21: Store-and-forward */
	uint32_t reserved_20_20               : 1;
	uint32_t header_credits               : 8;  /**< VC0 Posted Header Credits
                                                         The number of initial Posted header credits for VC0, used for
                                                         all receive queue buffer configurations.
                                                         This field is writable through PEM(0..1)_CFG_WR.
                                                         However, the application must not change this field. */
	uint32_t data_credits                 : 12; /**< VC0 Posted Data Credits
                                                         The number of initial Posted data credits for VC0, used for all
                                                         receive queue buffer configurations.
                                                         This field is writable through PEM(0..1)_CFG_WR.
                                                         However, the application must not change this field. */
#else
	uint32_t data_credits                 : 12;
	uint32_t header_credits               : 8;
	uint32_t reserved_20_20               : 1;
	uint32_t queue_mode                   : 3;
	uint32_t reserved_24_29               : 6;
	uint32_t type_ordering                : 1;
	uint32_t rx_queue_order               : 1;
#endif
	} s;
	struct cvmx_pciercx_cfg466_s          cn52xx;
	struct cvmx_pciercx_cfg466_s          cn52xxp1;
	struct cvmx_pciercx_cfg466_s          cn56xx;
	struct cvmx_pciercx_cfg466_s          cn56xxp1;
	struct cvmx_pciercx_cfg466_s          cn63xx;
	struct cvmx_pciercx_cfg466_s          cn63xxp1;
};
typedef union cvmx_pciercx_cfg466 cvmx_pciercx_cfg466_t;

/**
 * cvmx_pcierc#_cfg467
 *
 * PCIE_CFG467 = Four hundred sixty-eighth 32-bits of PCIE type 1 config space
 * (VC0 Non-Posted Receive Queue Control)
 */
union cvmx_pciercx_cfg467
{
	uint32_t u32;
	struct cvmx_pciercx_cfg467_s
	{
#if __BYTE_ORDER == __BIG_ENDIAN
	uint32_t reserved_24_31               : 8;
	uint32_t queue_mode                   : 3;  /**< VC0 Non-Posted TLP Queue Mode
                                                         The operating mode of the Non-Posted receive queue for VC0,
                                                         used only in the segmented-buffer configuration, writable
                                                         through PEM(0..1)_CFG_WR.
                                                         Only one bit can be set at a time:
                                                         o Bit 23: Bypass
                                                         o Bit 22: Cut-through
                                                         o Bit 21: Store-and-forward
                                                         However, the application must not change this field. */
	uint32_t reserved_20_20               : 1;
	uint32_t header_credits               : 8;  /**< VC0 Non-Posted Header Credits
                                                         The number of initial Non-Posted header credits for VC0, used
                                                         for all receive queue buffer configurations.
                                                         This field is writable through PEM(0..1)_CFG_WR.
                                                         However, the application must not change this field. */
	uint32_t data_credits                 : 12; /**< VC0 Non-Posted Data Credits
                                                         The number of initial Non-Posted data credits for VC0, used for
                                                         all receive queue buffer configurations.
                                                         This field is writable through PEM(0..1)_CFG_WR.
                                                         However, the application must not change this field. */
#else
	uint32_t data_credits                 : 12;
	uint32_t header_credits               : 8;
	uint32_t reserved_20_20               : 1;
	uint32_t queue_mode                   : 3;
	uint32_t reserved_24_31               : 8;
#endif
	} s;
	struct cvmx_pciercx_cfg467_s          cn52xx;
	struct cvmx_pciercx_cfg467_s          cn52xxp1;
	struct cvmx_pciercx_cfg467_s          cn56xx;
	struct cvmx_pciercx_cfg467_s          cn56xxp1;
	struct cvmx_pciercx_cfg467_s          cn63xx;
	struct cvmx_pciercx_cfg467_s          cn63xxp1;
};
typedef union cvmx_pciercx_cfg467 cvmx_pciercx_cfg467_t;

/**
 * cvmx_pcierc#_cfg468
 *
 * PCIE_CFG468 = Four hundred sixty-ninth 32-bits of PCIE type 1 config space
 * (VC0 Completion Receive Queue Control)
 */
union cvmx_pciercx_cfg468
{
	uint32_t u32;
	struct cvmx_pciercx_cfg468_s
	{
#if __BYTE_ORDER == __BIG_ENDIAN
	uint32_t reserved_24_31               : 8;
	uint32_t queue_mode                   : 3;  /**< VC0 Completion TLP Queue Mode
                                                         The operating mode of the Completion receive queue for VC0,
                                                         used only in the segmented-buffer configuration, writable
                                                         through PEM(0..1)_CFG_WR.
                                                         Only one bit can be set at a time:
                                                         o Bit 23: Bypass
                                                         o Bit 22: Cut-through
                                                         o Bit 21: Store-and-forward
                                                         However, the application must not change this field. */
	uint32_t reserved_20_20               : 1;
	uint32_t header_credits               : 8;  /**< VC0 Completion Header Credits
                                                         The number of initial Completion header credits for VC0, used
                                                         for all receive queue buffer configurations.
                                                         This field is writable through PEM(0..1)_CFG_WR.
                                                         However, the application must not change this field. */
	uint32_t data_credits                 : 12; /**< VC0 Completion Data Credits
                                                         The number of initial Completion data credits for VC0, used for
                                                         all receive queue buffer configurations.
                                                         This field is writable through PEM(0..1)_CFG_WR.
                                                         However, the application must not change this field. */
#else
	uint32_t data_credits                 : 12;
	uint32_t header_credits               : 8;
	uint32_t reserved_20_20               : 1;
	uint32_t queue_mode                   : 3;
	uint32_t reserved_24_31               : 8;
#endif
	} s;
	struct cvmx_pciercx_cfg468_s          cn52xx;
	struct cvmx_pciercx_cfg468_s          cn52xxp1;
	struct cvmx_pciercx_cfg468_s          cn56xx;
	struct cvmx_pciercx_cfg468_s          cn56xxp1;
	struct cvmx_pciercx_cfg468_s          cn63xx;
	struct cvmx_pciercx_cfg468_s          cn63xxp1;
};
typedef union cvmx_pciercx_cfg468 cvmx_pciercx_cfg468_t;

/**
 * cvmx_pcierc#_cfg490
 *
 * PCIE_CFG490 = Four hundred ninety-first 32-bits of PCIE type 1 config space
 * (VC0 Posted Buffer Depth)
 */
union cvmx_pciercx_cfg490
{
	uint32_t u32;
	struct cvmx_pciercx_cfg490_s
	{
#if __BYTE_ORDER == __BIG_ENDIAN
	uint32_t reserved_26_31               : 6;
	uint32_t header_depth                 : 10; /**< VC0 Posted Header Queue Depth
                                                         Sets the number of entries in the Posted header queue for VC0
                                                         when using the segmented-buffer configuration, writable through
                                                         PEM(0..1)_CFG_WR.
                                                         However, the application must not change this field. */
	uint32_t reserved_14_15               : 2;
	uint32_t data_depth                   : 14; /**< VC0 Posted Data Queue Depth
                                                         Sets the number of entries in the Posted data queue for VC0
                                                         when using the segmented-buffer configuration, writable
                                                         through PEM(0..1)_CFG_WR.
                                                         However, the application must not change this field. */
#else
	uint32_t data_depth                   : 14;
	uint32_t reserved_14_15               : 2;
	uint32_t header_depth                 : 10;
	uint32_t reserved_26_31               : 6;
#endif
	} s;
	struct cvmx_pciercx_cfg490_s          cn52xx;
	struct cvmx_pciercx_cfg490_s          cn52xxp1;
	struct cvmx_pciercx_cfg490_s          cn56xx;
	struct cvmx_pciercx_cfg490_s          cn56xxp1;
	struct cvmx_pciercx_cfg490_s          cn63xx;
	struct cvmx_pciercx_cfg490_s          cn63xxp1;
};
typedef union cvmx_pciercx_cfg490 cvmx_pciercx_cfg490_t;

/**
 * cvmx_pcierc#_cfg491
 *
 * PCIE_CFG491 = Four hundred ninety-second 32-bits of PCIE type 1 config space
 * (VC0 Non-Posted Buffer Depth)
 */
union cvmx_pciercx_cfg491
{
	uint32_t u32;
	struct cvmx_pciercx_cfg491_s
	{
#if __BYTE_ORDER == __BIG_ENDIAN
	uint32_t reserved_26_31               : 6;
	uint32_t header_depth                 : 10; /**< VC0 Non-Posted Header Queue Depth
                                                         Sets the number of entries in the Non-Posted header queue for
                                                         VC0 when using the segmented-buffer configuration, writable
                                                         through PEM(0..1)_CFG_WR.
                                                         However, the application must not change this field. */
	uint32_t reserved_14_15               : 2;
	uint32_t data_depth                   : 14; /**< VC0 Non-Posted Data Queue Depth
                                                         Sets the number of entries in the Non-Posted data queue for VC0
                                                         when using the segmented-buffer configuration, writable
                                                         through PEM(0..1)_CFG_WR.
                                                         However, the application must not change this field. */
#else
	uint32_t data_depth                   : 14;
	uint32_t reserved_14_15               : 2;
	uint32_t header_depth                 : 10;
	uint32_t reserved_26_31               : 6;
#endif
	} s;
	struct cvmx_pciercx_cfg491_s          cn52xx;
	struct cvmx_pciercx_cfg491_s          cn52xxp1;
	struct cvmx_pciercx_cfg491_s          cn56xx;
	struct cvmx_pciercx_cfg491_s          cn56xxp1;
	struct cvmx_pciercx_cfg491_s          cn63xx;
	struct cvmx_pciercx_cfg491_s          cn63xxp1;
};
typedef union cvmx_pciercx_cfg491 cvmx_pciercx_cfg491_t;

/**
 * cvmx_pcierc#_cfg492
 *
 * PCIE_CFG492 = Four hundred ninety-third 32-bits of PCIE type 1 config space
 * (VC0 Completion Buffer Depth)
 */
union cvmx_pciercx_cfg492
{
	uint32_t u32;
	struct cvmx_pciercx_cfg492_s
	{
#if __BYTE_ORDER == __BIG_ENDIAN
	uint32_t reserved_26_31               : 6;
	uint32_t header_depth                 : 10; /**< VC0 Completion Header Queue Depth
                                                         Sets the number of entries in the Completion header queue for
                                                         VC0 when using the segmented-buffer configuration, writable
                                                         through PEM(0..1)_CFG_WR.
                                                         However, the application must not change this field. */
	uint32_t reserved_14_15               : 2;
	uint32_t data_depth                   : 14; /**< VC0 Completion Data Queue Depth
                                                         Sets the number of entries in the Completion data queue for VC0
                                                         when using the segmented-buffer configuration, writable
                                                         through PEM(0..1)_CFG_WR.
                                                         However, the application must not change this field. */
#else
	uint32_t data_depth                   : 14;
	uint32_t reserved_14_15               : 2;
	uint32_t header_depth                 : 10;
	uint32_t reserved_26_31               : 6;
#endif
	} s;
	struct cvmx_pciercx_cfg492_s          cn52xx;
	struct cvmx_pciercx_cfg492_s          cn52xxp1;
	struct cvmx_pciercx_cfg492_s          cn56xx;
	struct cvmx_pciercx_cfg492_s          cn56xxp1;
	struct cvmx_pciercx_cfg492_s          cn63xx;
	struct cvmx_pciercx_cfg492_s          cn63xxp1;
};
typedef union cvmx_pciercx_cfg492 cvmx_pciercx_cfg492_t;

/**
 * cvmx_pcierc#_cfg515
 *
 * PCIE_CFG515 = Five hundred sixteenth 32-bits of PCIE type 1 config space
 * (Port Logic Register (Gen2))
 */
union cvmx_pciercx_cfg515
{
	uint32_t u32;
	struct cvmx_pciercx_cfg515_s
	{
#if __BYTE_ORDER == __BIG_ENDIAN
	uint32_t reserved_21_31               : 11;
	uint32_t s_d_e                        : 1;  /**< SEL_DE_EMPHASIS
                                                         Used to set the de-emphasis level for upstream ports. */
	uint32_t ctcrb                        : 1;  /**< Config Tx Compliance Receive Bit
                                                         When set to 1, signals LTSSM to transmit TS ordered sets
                                                         with the compliance receive bit assert (equal to 1). */
	uint32_t cpyts                        : 1;  /**< Config PHY Tx Swing
                                                         Indicates the voltage level the PHY should drive. When set to
                                                         1, indicates Full Swing. When set to 0, indicates Low Swing */
	uint32_t dsc                          : 1;  /**< Directed Speed Change
                                                         Indicates to the LTSSM whether or not to initiate a speed
                                                         change. */
	uint32_t le                           : 9;  /**< Lane Enable
                                                         Indicates the number of lanes to check for exit from electrical
                                                         idle in Polling.Active and Polling.Compliance. 1 = x1, 2 = x2,
                                                         etc. Used to limit the maximum link width to ignore broken
                                                         lanes that detect a receiver, but will not exit electrical
                                                         idle and
                                                         would otherwise prevent a valid link from being configured. */
	uint32_t n_fts                        : 8;  /**< N_FTS
                                                         Sets the Number of Fast Training Sequences (N_FTS) that
                                                         the core advertises as its N_FTS during GEN2 Link training.
                                                         This value is used to inform the Link partner about the PHYs
                                                         ability to recover synchronization after a low power state.
                                                         Note: Do not set N_FTS to zero; doing so can cause the
                                                               LTSSM to go into the recovery state when exiting from
                                                               L0s. */
#else
	uint32_t n_fts                        : 8;
	uint32_t le                           : 9;
	uint32_t dsc                          : 1;
	uint32_t cpyts                        : 1;
	uint32_t ctcrb                        : 1;
	uint32_t s_d_e                        : 1;
	uint32_t reserved_21_31               : 11;
#endif
	} s;
	struct cvmx_pciercx_cfg515_s          cn63xx;
	struct cvmx_pciercx_cfg515_s          cn63xxp1;
};
typedef union cvmx_pciercx_cfg515 cvmx_pciercx_cfg515_t;

/**
 * cvmx_pcierc#_cfg516
 *
 * PCIE_CFG516 = Five hundred seventeenth 32-bits of PCIE type 1 config space
 * (PHY Status Register)
 */
union cvmx_pciercx_cfg516
{
	uint32_t u32;
	struct cvmx_pciercx_cfg516_s
	{
#if __BYTE_ORDER == __BIG_ENDIAN
	uint32_t phy_stat                     : 32; /**< PHY Status */
#else
	uint32_t phy_stat                     : 32;
#endif
	} s;
	struct cvmx_pciercx_cfg516_s          cn52xx;
	struct cvmx_pciercx_cfg516_s          cn52xxp1;
	struct cvmx_pciercx_cfg516_s          cn56xx;
	struct cvmx_pciercx_cfg516_s          cn56xxp1;
	struct cvmx_pciercx_cfg516_s          cn63xx;
	struct cvmx_pciercx_cfg516_s          cn63xxp1;
};
typedef union cvmx_pciercx_cfg516 cvmx_pciercx_cfg516_t;

/**
 * cvmx_pcierc#_cfg517
 *
 * PCIE_CFG517 = Five hundred eighteenth 32-bits of PCIE type 1 config space
 * (PHY Control Register)
 */
union cvmx_pciercx_cfg517
{
	uint32_t u32;
	struct cvmx_pciercx_cfg517_s
	{
#if __BYTE_ORDER == __BIG_ENDIAN
	uint32_t phy_ctrl                     : 32; /**< PHY Control */
#else
	uint32_t phy_ctrl                     : 32;
#endif
	} s;
	struct cvmx_pciercx_cfg517_s          cn52xx;
	struct cvmx_pciercx_cfg517_s          cn52xxp1;
	struct cvmx_pciercx_cfg517_s          cn56xx;
	struct cvmx_pciercx_cfg517_s          cn56xxp1;
	struct cvmx_pciercx_cfg517_s          cn63xx;
	struct cvmx_pciercx_cfg517_s          cn63xxp1;
};
typedef union cvmx_pciercx_cfg517 cvmx_pciercx_cfg517_t;

#endif